Method and apparatus for automated circuit design

United States Patent [w]

Southgate

US006161211A [ii] Patent Number: 6,161,211 [45] Date of Patent: *Dec. 12,2000

[54] METHOD AND APPARATUS FOR AUTOMATED CIRCUIT DESIGN

[75] Inventor: Timothy J. Southgate, Redwood City, Calif.

[73] Assignee: Altera Corporation, San Jose, Calif.

[ * ] Notice: This patent issued on a continued prosecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).

[21] Appl. No.: 08/958,778 [22] Filed: Oct. 27, 1997

Related U.S. Application Data

[60] Provisional application No. 60/029,277, Oct. 28, 1996.

[51] Int. CI. G06F 17/50

[52] U.S. CI 716/1; 716/4; 716/5; 716/6;

716/7; 703/14

[58] Field of Search 395/500.02, 500.03,

395/500.05, 500.06, 500.07, 500.08, 500.12;

713/400

[56] References Cited

U.S. PATENT DOCUMENTS

4,768,087 8/1988 Taub et al 358/84

4,916,738 4/1990 Chandra et al 380/25

5,008,814 4/1991 Mathur 364/200

5,050,091 9/1991 Rubin 364/488

5,111,413 5/1992 Lazansky et al 364/578

5.155.836 10/1992 Jordan et al 395/500

5.155.837 10/1992 Liu et al 395/500

5,206,939 4/1993 Yanai et al 395/400

5,220,512 6/1993 Watkins et al 395/500.12

5,278,769 1/1994 Bair et al 364/490

5,301,318 4/1994 Mittal 395/600

5,335,320 8/1994 Iwata et al 395/155

5,367,468 11/1994 Fukasawa et al 395/500.12

5,418,728 5/1995 Yada 364/468

5,422,833 6/1995 Kelem et al 364/578

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

0703531A1 3/1996 European Pat. Off G06F 9/44

92/09160 Al 5/1992 WIPO H04L 9/00

96/32679 10/1996 WIPO G06F 13/00

97/48044 12/1997 WIPO G06F 9/445

OTHER PUBLICATIONS

Heinkel, U.; Glauert, W. H.; An Approach for a Dynamic Generation/Validation System for the Functional Simulation Considering Timing Constraints, Proceedings of the European Desing and Test Conference 1996, ppl 302-306, Mar. 1996.

Ganguly et al., "HSIM1 and HSIM2:Object Oriented Algorithms for VHDL Simulation", Proceedings of theSeventh International Conference on VLSI Design, 1994, pp. 175-178.

(List continued on next page.)

Primary Examiner—Kevin J. Teska

Assistant Examiner—Douglas D. Sergent

Attorney, Agent, or Firm—Beyer Weaver & Thomas, LLP

[57] ABSTRACT

A method for designing a circuit is described. A block diagram corresponding to the circuit is generated according to an external specification associated with the circuit. Each block in the block diagram has a block specification associated therewith. A design file is generated for each block in the block diagram using the associated block specification and one of a plurality of design file templates. Each block in the block diagram is implemented by editing its corresponding design file. The operation of each block in the block diagram is simulated. A overall design for the circuit is compiled. After the design is compiled, changes are incorporated into the compiled design in response to changes in at least one design file through the use of software links maintained between the compiled design and the design files. A device is then configured according to the compiled design. Generation of the block diagram and the design file for each block, implementation and simulation of each block, compilation of the compiled design, incorporation of changes into the compiled design, and configuration of the device are all done under software control.

46 Claims, 5 Drawing Sheets

U.S. PATENT DOCUMENTS

5,423,023 6/1995 Batch et al 395/500

5,436,849 7/1995 Dramm 364/490

5,442,790 8/1995 Nosenchuck 395/700

5,463,563 10/1995 Bair et al 364/490

5,499,192 3/1996 Knapp et al 364/489

5,513,124 4/1996 Trimberger et al 364/491

5,524,253 6/1996 Pham et al 395/800

5,526,517 6/1996 Jones et al 395/600

5,541,849 7/1996 Rostoker et al 364/489

5.572.436 11/1996 Dangelo et al 395/500.02

5.572.437 11/1996 Rostoker et al 364/489

5,574,655 11/1996 Knapp et al 364/489

5,594,657 1/1997 Cantone et al 364/490

5,623,418 4/1997 Rosotker et al 395/500.02

5,625,565 4/1997 Van Dyke 364/489

5,661,660 8/1997 Freidin 364/489

5,673,198 9/1997 Lawman et al 395/500.12

5,691,912 11/1997 Duncan 364/490

5,696,454 12/1997 Trimberger 326/38

5,715,387 2/1998 Barnstijn et al 395/183.14

5,721,912 2/1998 Stepczyk et al 395/613

5,737,234 4/1998 Seidel et al 364/488

5,745,748 4/1998 Ahmad et al 395/610

5,761,079 6/1998 Dramm 364/489

5,790,416 8/1998 Norton et al 364/490

5,801,958 9/1998 Dangelo et al 364/489

5,805,861 9/1998 Gilbert et al 395/500

5,809,145 9/1998 Slik et al 380/25

5,812,847 9/1998 Joshi et al 395/682

5,819,072 10/1998 Bushard et al 395/500

5,848,263 12/1998 Oshikiri 395/500.04

5,850,348 12/1998 Berman 364/488

5,867,691 2/1999 Shiraishi 713/400

5,870,308 2/1999 Dangelo et al 364/489

5,878,225 3/1999 Bilansky et al 395/200.57

5,896,521 4/1999 Shackleford et al 395/500

5,901,066 5/1999 Hong 364/491

5,903.475 5/1999 Gupte et al 364/578

5,909,545 6/1999 Frese, II et al 395/200.38

5,983,277 11/1999 Heile et al 709/232

OTHER PUBLICATIONS

Maurer, P.M., "Efficient Simulation for Hierarchical and Partioned Circuits", Proceedings of the Twelfth International Conference on VLSI Design, 1999, pp. 236-241. Riley et al., "An Instance of the Application Download Pattern. The SPAIDS Software Loader/Verifier Domain Analysis and Implementation," ACM 1997, pp. 273-278. Spang, III et al., "The BEACON block-diagram environment," World Congress of the International Federation of Automatic Control, vol. 2, Robust Control, Design and Software, Jul. 18, 1993, pp. 749-754. Rimvall et al., "An Open Architecture for Automatic Code Generation Using the BEACON CACE Environment," Proceedings of IEEE/IFAC Joint Symposium on Computer-Aided Control System Design, Mar. 7, 1994, pp. 315-320.

Girardi et al., "A Register Transfer Level Schematic Editor and Simulator Interface," CSELT Technical Reports, vol. 13, No. 6, Nov. 1985, pp. 403^109.

Heinkel and Glauert, "An Approach for a Dynamic Generation/Validation System for the Functional Simulation Considering Timing Constraints," Proceedings of IEEE/Institute for Computer-Aided Circuit Design, Mar. 11, 1996, pp. 302-306.

Summit Design Inc., "Visual HDL for Verilog Short
Course," Sep. 19, 1996, pp. 1-167, IEEE.
Bershad, et al., "Lightweight Remote Procedure Call,"ACM
Transactions on Computer Systems, 8:1, pp. 37-55 (1990).
Gavish, et al., "Dynamic File Migration in Distributed
Computer Systems," Communications of the ACM, 33:2, pp.
177-189 (1990).

Iftode, et al., "Shared Virtual Memory with Automatic
Update Support," ICS ACM, pp. 175-183 (1999).
Keleher, "Tapeworm: High-Level Abstractions of Shared
Accesses," USENIXAssociation OSDI, pp. 210-214 (1999).