A method and apparatus for improving the efficiency of scan testing of integrated circuits is described. This efficiency is achieved by reducing the amount of required test stimulus source data and by increasing the effective bandwidth of the scan-load operation. The reduced test data volume and corresponding...http://www.google.co.uk/patents/US6611933?utm_source=gb-gplus-sharePatent US6611933 - Real-time decoder for scan test patterns
