WO2008100843A3 - Correction of voltage offset and clock offset for sampling near zero-crossing point - Google Patents
Correction of voltage offset and clock offset for sampling near zero-crossing point Download PDFInfo
- Publication number
- WO2008100843A3 WO2008100843A3 PCT/US2008/053552 US2008053552W WO2008100843A3 WO 2008100843 A3 WO2008100843 A3 WO 2008100843A3 US 2008053552 W US2008053552 W US 2008053552W WO 2008100843 A3 WO2008100843 A3 WO 2008100843A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- offset
- sampler
- crossing point
- clock
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
- H04L25/063—Setting decision thresholds using feedback techniques only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0278—Arrangements for impedance matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45008—Indexing scheme relating to differential amplifiers the addition of two signals being made by a resistor addition circuit for producing the common mode signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45306—Indexing scheme relating to differential amplifiers the common gate stage implemented as dif amp eventually for cascode dif amp
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45588—Indexing scheme relating to differential amplifiers the IC comprising offset compensating means
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence
Abstract
Embodiments of a circuit are described. This circuit includes a receiver circuit including a first sampler (312-1) and a second' sampler (312-2). A clock-data-recovery circuit (324) in the receiver circuit adjusts a sample time of the receiver circuit so that the sample time is proximate to a signal crossing point at an edge of an eye pattern associated with received signals. An offset-calibration circuit (326) in the receiver circuit determines and adjusts an offset voltage of a given sampler, which can be the first sampler or the second sampler. This offset-calibration circuit may determine a present offset voltage (412) of the given sampler in a timing region proximate to the signal crossing point (410-2) in which the clock-data-recovery circuit dithers about a present sample time based on the present offset voltage. Additionally, the clock-data-recovery circuit and the offset-calibration circuit may iteratively converge on the signal crossing point and a residual offset voltage of the given sampler.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08743452A EP2111710A2 (en) | 2007-02-12 | 2008-02-11 | Correction of voltage offset and clock offset for sampling near zero-crossing point |
US12/525,044 US8199866B2 (en) | 2007-02-12 | 2008-02-11 | Edge-based sampler offset correction |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US90080407P | 2007-02-12 | 2007-02-12 | |
US60/900,804 | 2007-02-12 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2008100843A2 WO2008100843A2 (en) | 2008-08-21 |
WO2008100843A3 true WO2008100843A3 (en) | 2009-02-12 |
WO2008100843A4 WO2008100843A4 (en) | 2009-04-16 |
Family
ID=39388278
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/053552 WO2008100843A2 (en) | 2007-02-12 | 2008-02-11 | Correction of voltage offset and clock offset for sampling near zero-crossing point |
PCT/US2008/001826 WO2008100494A2 (en) | 2007-02-12 | 2008-02-11 | Differential receiver with common-gate input stage |
PCT/US2008/001869 WO2008100523A2 (en) | 2007-02-12 | 2008-02-12 | Low-power clock generation and distribution circuitry |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/001826 WO2008100494A2 (en) | 2007-02-12 | 2008-02-11 | Differential receiver with common-gate input stage |
PCT/US2008/001869 WO2008100523A2 (en) | 2007-02-12 | 2008-02-12 | Low-power clock generation and distribution circuitry |
Country Status (5)
Country | Link |
---|---|
US (3) | US8199866B2 (en) |
EP (2) | EP2111709A2 (en) |
JP (1) | JP2010518749A (en) |
CN (1) | CN101606365A (en) |
WO (3) | WO2008100843A2 (en) |
Families Citing this family (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009076097A1 (en) * | 2007-12-06 | 2009-06-18 | Rambus Inc. | Edge-based loss-of-signal detection |
US7733118B2 (en) * | 2008-03-06 | 2010-06-08 | Micron Technology, Inc. | Devices and methods for driving a signal off an integrated circuit |
US7965117B2 (en) * | 2009-05-06 | 2011-06-21 | Freescale Semiconductor, Inc. | Charge pump for phase locked loop |
CN101710837B (en) * | 2009-05-22 | 2012-07-25 | 北京荣达千里科技有限公司 | 2M signal eye diagram testing method |
CN102460972B (en) * | 2009-06-30 | 2015-10-14 | 拉姆伯斯公司 | For adjusting clock signal with the method for comfort noise, system and integrated circuit |
US9209912B2 (en) * | 2009-11-18 | 2015-12-08 | Silicon Laboratories Inc. | Circuit devices and methods for re-clocking an input signal |
US8633777B2 (en) * | 2009-12-01 | 2014-01-21 | Qualcomm Incorporated | Methods and apparatus for inductors with integrated passive and active elements |
JP5548461B2 (en) * | 2010-01-15 | 2014-07-16 | 株式会社リブ技術研究所 | Communication circuit, communication network, and connecting device |
US8283946B2 (en) * | 2010-04-15 | 2012-10-09 | Micron Technology, Inc. | Signaling systems, preamplifiers, memory devices and methods |
WO2011139503A1 (en) * | 2010-04-30 | 2011-11-10 | Rambus Inc. | Low power edge and data sampling |
US8594262B2 (en) | 2010-06-17 | 2013-11-26 | Transwitch Corporation | Apparatus and method thereof for clock and data recovery of N-PAM encoded signals using a conventional 2-PAM CDR circuit |
US8631271B2 (en) * | 2010-06-24 | 2014-01-14 | International Business Machines Corporation | Heterogeneous recovery in a redundant memory system |
US8898511B2 (en) | 2010-06-24 | 2014-11-25 | International Business Machines Corporation | Homogeneous recovery in a redundant memory system |
JP5560989B2 (en) * | 2010-07-21 | 2014-07-30 | 富士通株式会社 | Receiver circuit |
KR101139633B1 (en) * | 2010-08-04 | 2012-05-15 | 성균관대학교산학협력단 | Voltage regulator for impedance matching and pre-emphasis, method of regulating voltage for impedance matching and pre-emphasis, voltage mode driver including the voltage regulator and voltage-mode driver using the method |
US9223726B2 (en) | 2010-09-10 | 2015-12-29 | Cypress Semiconductor Corporation | Apparatus and method for programmable read preamble with training pattern |
US8140778B1 (en) * | 2010-09-10 | 2012-03-20 | Spansion Llc | Apparatus and method for data capture using a read preamble |
US9355051B2 (en) | 2010-09-10 | 2016-05-31 | Cypress Semiconductor Corporation | Apparatus, method, and manufacture for using a read preamble to optimize data capture |
US8990605B2 (en) | 2010-09-10 | 2015-03-24 | Spansion Llc | Apparatus and method for read preamble disable |
CN102121950A (en) * | 2010-12-21 | 2011-07-13 | 厦门拓能信息科技有限公司 | Method for zero crossing detection of adaptive alternating-current voltage |
JP5786427B2 (en) * | 2011-04-13 | 2015-09-30 | 富士通株式会社 | Skew reduction method and optical transmission system |
WO2013009418A1 (en) * | 2011-07-08 | 2013-01-17 | Rambus Inc. | High-speed low-power stacked transceiver |
US8736306B2 (en) | 2011-08-04 | 2014-05-27 | Micron Technology, Inc. | Apparatuses and methods of communicating differential serial signals including charge injection |
US9136690B1 (en) * | 2011-08-30 | 2015-09-15 | Xilinx, Inc. | Front-end circuit with electro-static discharge protection |
US8559145B1 (en) * | 2011-12-21 | 2013-10-15 | Xilinx, Inc. | Serializer/deserializer frontend |
US9753479B2 (en) | 2012-08-01 | 2017-09-05 | Qualcomm Incorporated | Multi-standard, automatic impedance controlled driver with supply regulation |
US8891704B2 (en) * | 2012-11-06 | 2014-11-18 | Fujitsu Limited | Transimpedance amplifier with equalization |
US9397868B1 (en) | 2012-12-11 | 2016-07-19 | Rambus Inc. | Split-path equalizer and related methods, devices and systems |
US9634664B2 (en) * | 2013-04-05 | 2017-04-25 | Applied Wireless Identifications Group, Inc. | Over-current and/or over-voltage protection circuit |
US9100094B2 (en) | 2013-04-25 | 2015-08-04 | Nvidia Corporation | System and method for tuning a serial link |
LT2866354T (en) * | 2013-10-25 | 2019-10-10 | Vito Nv (Vlaamse Instelling Voor Technologisch Onderzoek Nv) | Method and system for providing pulsed power and data on a bus |
US9459689B2 (en) | 2013-12-23 | 2016-10-04 | Intel Corporation | Dyanamically adapting a voltage of a clock generation circuit |
US9225371B2 (en) * | 2014-02-28 | 2015-12-29 | Fujitsu Limited | Offset compensation for serial links |
US9264218B2 (en) * | 2014-06-10 | 2016-02-16 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Rising and falling edge detection and re-assembly for high speed serial data communications |
US9407259B2 (en) * | 2014-06-27 | 2016-08-02 | Finisar Corporation | Driver circuit |
EP3175592B1 (en) | 2014-08-01 | 2021-12-29 | Kandou Labs S.A. | Orthogonal differential vector signaling codes with embedded clock |
US9438188B2 (en) * | 2014-09-15 | 2016-09-06 | Qualcomm Incorporated | Common-gate amplifier for high-speed DC-coupling communications |
US10270630B2 (en) * | 2014-09-15 | 2019-04-23 | Analog Devices, Inc. | Demodulation of on-off-key modulated signals in signal isolator systems |
US10536309B2 (en) * | 2014-09-15 | 2020-01-14 | Analog Devices, Inc. | Demodulation of on-off-key modulated signals in signal isolator systems |
US9531335B2 (en) * | 2014-11-11 | 2016-12-27 | Texas Instruments Incorporated | Method and circuitry for CMOS transconductor linearization |
WO2016099846A1 (en) | 2014-12-17 | 2016-06-23 | Rambus Inc. | Sampler reference level, dc offset, and afe gain adaptation for pam-n receiver |
US9674009B2 (en) | 2014-12-19 | 2017-06-06 | Rambus Inc. | Receiver with offset calibration |
US9479148B2 (en) | 2015-02-26 | 2016-10-25 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Serial data signal edge detection |
US9525418B2 (en) * | 2015-03-30 | 2016-12-20 | Honeywell International Inc. | Dynamic fail-safe biasing circuitry for fault-tolerant applications |
US9841455B2 (en) * | 2015-05-20 | 2017-12-12 | Xilinx, Inc. | Transmitter configured for test signal injection to test AC-coupled interconnect |
US9923547B2 (en) * | 2015-08-12 | 2018-03-20 | Maxlinear, Inc. | Method and system for a distributed transmission line multiplexer for a multi-core multi-mode voltage-controlled oscillator (VCO) |
KR101729864B1 (en) * | 2015-11-25 | 2017-04-24 | 주식회사 긱옵틱스테라스퀘어코리아 | Signal Detector and Method for High Speed Data Signal Detection |
US10055372B2 (en) | 2015-11-25 | 2018-08-21 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
CN106878217B (en) * | 2015-12-10 | 2021-01-15 | 美国莱迪思半导体公司 | Method and apparatus for data demodulation |
US9634561B1 (en) | 2016-01-07 | 2017-04-25 | Freescale Semiconductor, Inc. | Programmable charge pump |
WO2017162269A1 (en) * | 2016-03-22 | 2017-09-28 | Telefonaktiebolaget Lm Ericsson (Publ) | Low power high speed interface |
CN115051705A (en) | 2016-04-22 | 2022-09-13 | 康杜实验室公司 | High performance phase locked loop |
CN109417521B (en) | 2016-04-28 | 2022-03-18 | 康杜实验室公司 | Low power multi-level driver |
US10193716B2 (en) | 2016-04-28 | 2019-01-29 | Kandou Labs, S.A. | Clock data recovery with decision feedback equalization |
US9906358B1 (en) | 2016-08-31 | 2018-02-27 | Kandou Labs, S.A. | Lock detector for phase lock loop |
US10411922B2 (en) | 2016-09-16 | 2019-09-10 | Kandou Labs, S.A. | Data-driven phase detector element for phase locked loops |
KR20180038104A (en) * | 2016-10-05 | 2018-04-16 | 에스케이하이닉스 주식회사 | Output circuit using calibration circuit, semiconductor apparatus and system including the same |
US10177897B2 (en) | 2016-10-07 | 2019-01-08 | Analog Devices, Inc. | Method and system for synchronizing and interleaving separate sampler groups |
US9954523B1 (en) * | 2016-10-18 | 2018-04-24 | Semiconductor Components Industries, Llc | Receiver for resonance-coupled signaling |
US10200188B2 (en) | 2016-10-21 | 2019-02-05 | Kandou Labs, S.A. | Quadrature and duty cycle error correction in matrix phase lock loop |
US10200218B2 (en) | 2016-10-24 | 2019-02-05 | Kandou Labs, S.A. | Multi-stage sampler with increased gain |
US9843324B1 (en) * | 2016-11-10 | 2017-12-12 | Qualcomm Incorporated | Voltage-mode SerDes with self-calibration |
CN106791813B (en) * | 2016-12-19 | 2018-10-19 | 中国科学院长春光学精密机械与物理研究所 | A kind of real-time window monitoring method and device that high-speed data receives |
EP3340466A1 (en) * | 2016-12-22 | 2018-06-27 | Nxp B.V. | Low voltage differential signalling device |
CN116860070A (en) * | 2017-02-28 | 2023-10-10 | 康杜实验室公司 | Method and device for measuring and correcting multi-line time bias |
CN111034137B (en) * | 2017-05-22 | 2022-11-04 | 康杜实验室公司 | Multi-stage sampler with larger gain |
CN115333530A (en) | 2017-05-22 | 2022-11-11 | 康杜实验室公司 | Multi-mode data-driven clock recovery method and apparatus |
US10203226B1 (en) | 2017-08-11 | 2019-02-12 | Kandou Labs, S.A. | Phase interpolation circuit |
JP7317332B2 (en) * | 2017-10-19 | 2023-07-31 | ザインエレクトロニクス株式会社 | Transmitting device and transmitting/receiving system |
US10347283B2 (en) | 2017-11-02 | 2019-07-09 | Kandou Labs, S.A. | Clock data recovery in multilane data receiver |
US10554380B2 (en) | 2018-01-26 | 2020-02-04 | Kandou Labs, S.A. | Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation |
US10840974B1 (en) | 2018-04-06 | 2020-11-17 | Rambus Inc. | Transmitter/receiver with small-swing level-shifted output |
US10917084B2 (en) * | 2018-04-27 | 2021-02-09 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Output driving system with capacitance compensation |
EP3807996B1 (en) | 2018-06-12 | 2022-07-06 | Kandou Labs SA | Low latency combined clock data recovery logic network and charge pump circuit |
US10841138B2 (en) * | 2018-06-22 | 2020-11-17 | Rambus Inc. | PAM-4 calibration |
US11936353B2 (en) | 2018-09-05 | 2024-03-19 | Cadence Design Systems, Inc. | Direct-switching h-bridge current-mode drivers |
CN109309637B (en) | 2018-10-08 | 2021-06-04 | 惠科股份有限公司 | Data storage method, device and storage medium for transmission signals |
US10651949B1 (en) * | 2018-11-19 | 2020-05-12 | Hewlett Packard Enterprise Development Lp | Calibration for an optical communications link |
US11580048B1 (en) * | 2019-03-18 | 2023-02-14 | Cadence Designs Systems, Inc. | Reference voltage training scheme |
US10673443B1 (en) | 2019-04-08 | 2020-06-02 | Kandou Labs, S.A. | Multi-ring cross-coupled voltage-controlled oscillator |
US10958251B2 (en) | 2019-04-08 | 2021-03-23 | Kandou Labs, S.A. | Multiple adjacent slicewise layout of voltage-controlled oscillator |
US10630272B1 (en) | 2019-04-08 | 2020-04-21 | Kandou Labs, S.A. | Measurement and correction of multiphase clock duty cycle and skew |
CN109977063B (en) * | 2019-04-17 | 2021-03-23 | 上海兆芯集成电路有限公司 | Serial deserializing system and differential comparator thereof |
CN110231505B (en) * | 2019-06-06 | 2020-12-08 | 西安交通大学 | Oscilloscope waveform jitter correction method based on cubic spline interpolation |
US10854306B1 (en) * | 2019-09-19 | 2020-12-01 | Analog Devices, Inc. | Common-gate comparator and fuse reader |
US10917093B1 (en) * | 2019-11-05 | 2021-02-09 | Micron Technology, Inc. | Self-adaptive termination impedance circuit |
CN113114596A (en) * | 2020-01-13 | 2021-07-13 | 瑞昱半导体股份有限公司 | Signal equalizer and signal feedback method |
KR20210125648A (en) * | 2020-04-08 | 2021-10-19 | 삼성디스플레이 주식회사 | Transition detector and clock data recovery unit including the same |
US11463092B1 (en) | 2021-04-01 | 2022-10-04 | Kanou Labs Sa | Clock and data recovery lock detection circuit for verifying lock condition in presence of imbalanced early to late vote ratios |
US11563605B2 (en) | 2021-04-07 | 2023-01-24 | Kandou Labs SA | Horizontal centering of sampling point using multiple vertical voltage measurements |
US11831323B2 (en) | 2021-04-13 | 2023-11-28 | Cadence Design Systems, Inc. | Methods and circuits for reducing clock jitter |
US11496282B1 (en) | 2021-06-04 | 2022-11-08 | Kandou Labs, S.A. | Horizontal centering of sampling point using vertical vernier |
US11579649B1 (en) | 2021-12-30 | 2023-02-14 | Analog Devices, Inc. | Apparatus and methods for clock duty cycle correction and deskew |
US20240039769A1 (en) * | 2022-07-27 | 2024-02-01 | Kinetic Technologies International Holdings Lp | Systems and methods for improving common mode transient immunity in silicon digital isolators using capacitive barrier for galvanic isolation |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1225698A1 (en) * | 2001-01-22 | 2002-07-24 | Lucent Technologies Inc. | Method and apparatus for correcting the phase of a clock in a data receiver using a Hogge or Alexander phase discriminator |
US20050058234A1 (en) * | 2003-09-16 | 2005-03-17 | Stojanovic Vladimir M. | Data-level clock recovery |
Family Cites Families (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4473083A (en) * | 1981-12-14 | 1984-09-25 | Maganias Nicholas H | Device and method for allergy testing |
US4523110A (en) * | 1983-09-30 | 1985-06-11 | Mostek Corporation | MOSFET sense amplifier circuit |
US5295164A (en) * | 1991-12-23 | 1994-03-15 | Apple Computer, Inc. | Apparatus for providing a system clock locked to an external clock over a wide range of frequencies |
US5345727A (en) * | 1993-04-15 | 1994-09-13 | Mccrea Warren J C | J-shaped trough and supporting mount |
US5655113A (en) * | 1994-07-05 | 1997-08-05 | Monolithic System Technology, Inc. | Resynchronization circuit for a memory system and method of operating same |
US6590423B1 (en) * | 1994-10-11 | 2003-07-08 | Derek Wong | Digital circuits exhibiting reduced power consumption |
US5621360A (en) * | 1995-08-02 | 1997-04-15 | Intel Corporation | Voltage supply isolation buffer |
US5850157A (en) * | 1996-11-07 | 1998-12-15 | Intel Corporation | Low voltage swing circuits for low power clock distribution and methods of using the same |
GB2319413B (en) * | 1996-11-12 | 2001-06-06 | Lsi Logic Corp | Driver circuits |
US6140854A (en) * | 1999-01-25 | 2000-10-31 | Motorola, Inc. | System with DLL |
US6477421B1 (en) * | 2000-02-24 | 2002-11-05 | Pacesetter, Inc. | Method and apparatus for position and motion sensing |
US6346832B1 (en) * | 2000-05-22 | 2002-02-12 | Motorola, Inc. | Multi-channel signaling |
US6895190B1 (en) * | 2000-05-26 | 2005-05-17 | Picolight, Incorporated | Switchable bandwidth lowpass filter |
US6473131B1 (en) * | 2000-06-30 | 2002-10-29 | Stmicroelectronics, Inc. | System and method for sampling an analog signal level |
US6593769B1 (en) * | 2000-08-29 | 2003-07-15 | Cypress Semiconductor Corp. | Differential, reduced swing buffer design |
JP3931025B2 (en) * | 2000-09-08 | 2007-06-13 | 三菱電機株式会社 | Self-bias adjustment circuit |
JP4766769B2 (en) * | 2001-04-18 | 2011-09-07 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit |
US7071757B2 (en) * | 2001-09-06 | 2006-07-04 | International Business Machines Corporation | Clock signal distribution utilizing differential sinusoidal signal pair |
US6590436B2 (en) * | 2001-10-12 | 2003-07-08 | Texas Instruments Incorporated | System and method of translating wide common mode voltage ranges into narrow common mode voltage ranges |
JP2003224460A (en) * | 2002-01-29 | 2003-08-08 | Matsushita Electric Ind Co Ltd | Receiving circuit |
US6657474B2 (en) * | 2002-02-27 | 2003-12-02 | Intel Corporation | Circuits for a low swing clocking scheme |
WO2003090355A2 (en) | 2002-04-22 | 2003-10-30 | Koninklijke Philips Electronics N.V. | Integrated circuit with clock signal duty cycle control |
US6897699B1 (en) * | 2002-07-19 | 2005-05-24 | Rambus Inc. | Clock distribution network with process, supply-voltage, and temperature compensation |
JP2004153712A (en) * | 2002-10-31 | 2004-05-27 | Thine Electronics Inc | Receiver |
US7298807B2 (en) * | 2003-02-11 | 2007-11-20 | Rambus Inc. | Circuit, apparatus and method for adjusting a duty-cycle of a clock signal in response to incoming serial data |
US7409617B2 (en) * | 2004-09-30 | 2008-08-05 | Credence Systems Corporation | System for measuring characteristics of a digital signal |
US7308044B2 (en) * | 2003-09-30 | 2007-12-11 | Rambus Inc | Technique for receiving differential multi-PAM signals |
JP4097149B2 (en) * | 2004-01-05 | 2008-06-11 | ザインエレクトロニクス株式会社 | Differential drive circuit and electronic device incorporating the same |
US7193467B2 (en) * | 2004-03-30 | 2007-03-20 | Rambus Inc. | Differential amplifiers and methods of using same |
US20050238092A1 (en) * | 2004-04-22 | 2005-10-27 | Ng Devin K | Method and system for error estimation for adaptive equalization in communication systems |
US7061283B1 (en) * | 2004-04-30 | 2006-06-13 | Xilinx, Inc. | Differential clock driver circuit |
US6995554B2 (en) * | 2004-06-16 | 2006-02-07 | Agilent Technologies, Inc. | Delay-locked loop and a method of testing a delay-locked loop |
JP3971414B2 (en) * | 2004-07-16 | 2007-09-05 | ローム株式会社 | A / D conversion device and communication device using the same |
US7126510B2 (en) * | 2004-12-17 | 2006-10-24 | Rambus Inc. | Circuit calibration system and method |
US20060131654A1 (en) * | 2004-12-17 | 2006-06-22 | Poulton John W | Diode with reduced forward-bias resistance and shunt capacitance |
US20060132996A1 (en) * | 2004-12-17 | 2006-06-22 | Poulton John W | Low-capacitance electro-static discharge protection |
US7180353B2 (en) * | 2005-02-03 | 2007-02-20 | Mediatek Incorporation | Apparatus and method for low power clock distribution |
KR100630625B1 (en) * | 2005-05-31 | 2006-10-02 | 삼성전자주식회사 | Low voltage differential signaling receiver and low voltage differential signaling interface system including the same |
US7573967B2 (en) * | 2005-07-01 | 2009-08-11 | Slt Logic Llc | Input threshold adjustment in a synchronous data sampling circuit |
US7813460B2 (en) * | 2005-09-30 | 2010-10-12 | Slt Logic, Llc | High-speed data sampler with input threshold adjustment |
US7368961B2 (en) * | 2005-12-22 | 2008-05-06 | Rambus Inc. | Clock distribution network supporting low-power mode |
US7348809B2 (en) * | 2006-03-23 | 2008-03-25 | Silicon Laboratories Inc. | Input buffer |
US7277357B1 (en) * | 2006-06-05 | 2007-10-02 | Micron Technology, Inc. | Method and apparatus for reducing oscillation in synchronous circuits |
-
2008
- 2008-02-11 JP JP2009549137A patent/JP2010518749A/en active Pending
- 2008-02-11 EP EP08725453A patent/EP2111709A2/en not_active Withdrawn
- 2008-02-11 US US12/525,044 patent/US8199866B2/en not_active Expired - Fee Related
- 2008-02-11 CN CNA2008800046953A patent/CN101606365A/en active Pending
- 2008-02-11 US US12/524,525 patent/US20100066450A1/en not_active Abandoned
- 2008-02-11 WO PCT/US2008/053552 patent/WO2008100843A2/en active Search and Examination
- 2008-02-11 WO PCT/US2008/001826 patent/WO2008100494A2/en active Search and Examination
- 2008-02-11 EP EP08743452A patent/EP2111710A2/en not_active Withdrawn
- 2008-02-12 WO PCT/US2008/001869 patent/WO2008100523A2/en active Application Filing
- 2008-02-12 US US12/525,181 patent/US8310294B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1225698A1 (en) * | 2001-01-22 | 2002-07-24 | Lucent Technologies Inc. | Method and apparatus for correcting the phase of a clock in a data receiver using a Hogge or Alexander phase discriminator |
US20050058234A1 (en) * | 2003-09-16 | 2005-03-17 | Stojanovic Vladimir M. | Data-level clock recovery |
Non-Patent Citations (2)
Title |
---|
PALMER R ET AL: "A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications", IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), DIGEST OF TECHNICAL PAPERS. CONFERENCE HELD IN SAN FRANCISCO, CA, USA, 11 February 2007 (2007-02-11), Piscataway, NJ, USA, pages 440 - 441, XP031180161, ISBN: 978-1-4244-0852-8 * |
SAVOJ B AND RAZAVI J: "High-speed CMOS Circuits for Optical Receivers", 2001, SPRINGER, HEIDELBERG [DE], XP002306705 * |
Also Published As
Publication number | Publication date |
---|---|
EP2111710A2 (en) | 2009-10-28 |
WO2008100494A3 (en) | 2008-12-24 |
CN101606365A (en) | 2009-12-16 |
WO2008100843A2 (en) | 2008-08-21 |
WO2008100523A3 (en) | 2008-12-04 |
US20100085100A1 (en) | 2010-04-08 |
WO2008100523A4 (en) | 2009-01-29 |
WO2008100494A4 (en) | 2009-02-12 |
US20100066450A1 (en) | 2010-03-18 |
JP2010518749A (en) | 2010-05-27 |
WO2008100494A2 (en) | 2008-08-21 |
US20100220828A1 (en) | 2010-09-02 |
WO2008100843A4 (en) | 2009-04-16 |
WO2008100523A2 (en) | 2008-08-21 |
EP2111709A2 (en) | 2009-10-28 |
US8199866B2 (en) | 2012-06-12 |
US8310294B2 (en) | 2012-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008100843A3 (en) | Correction of voltage offset and clock offset for sampling near zero-crossing point | |
WO2006076357A3 (en) | Method of detecting rf power delivered to a load and complex impedance of the load | |
WO2009022654A1 (en) | Switch circuit and semiconductor device | |
WO2009013495A3 (en) | Near field rf communicators | |
GB2450463A (en) | Fractional sampling of electrical energy | |
TW200734605A (en) | Phase measurement method and application | |
WO2006130802A3 (en) | Apparatus, method and system for performing phase-resolved optical frequency domain imaging | |
MX2012001408A (en) | Apparatus and method for identifying a faulted phase in a shunt capacitor bank. | |
TW200746729A (en) | Adaptive reception techniques for over-sampled receivers | |
WO2007106766A3 (en) | Signaling system with adaptive timing calibration | |
WO2005101164A3 (en) | Delay line synchronizer apparatus and method | |
WO2006055935A3 (en) | High bandwidth oscilloscope | |
EP1574832A3 (en) | Optical phase measurement of target | |
EP2007039A3 (en) | Phase monitor apparatus, phase control apparatus and methods thereof for optical DQPSK receiver | |
SG141435A1 (en) | Adaptive reception techniques for over-sampled receivers | |
WO2008026178A3 (en) | Frequency dependent i/q imbalance estimation | |
WO2008014415A3 (en) | Human body as fm antenna | |
WO2009124073A3 (en) | Acquiring phasors outside the frequency tracking range for power protective relays | |
EP1389860A3 (en) | Frequency offset estimator | |
GB2447362A (en) | Receive clock deskewing method,apparatus and system | |
EP1592164B8 (en) | Method and circuit arrangement for determining a sampling time by a clock signal for symbols of a modulation method | |
TW200620257A (en) | Optical disc storage systems and methods utilizing frequency predictive wobble signal detection | |
DE602004027374D1 (en) | REKTKONVERSIONSEMPFÄNGER | |
WO2007003766A8 (en) | Device for counting the rotations of an object in a referential, and method for controlling one such device | |
WO2009137619A3 (en) | Frequency spur detection and suppression |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880004695.3 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08743452 Country of ref document: EP Kind code of ref document: A2 |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008743452 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12525044 Country of ref document: US |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) |