WO2007100319A1 - Non contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions - Google Patents

Non contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions Download PDF

Info

Publication number
WO2007100319A1
WO2007100319A1 PCT/US2006/007096 US2006007096W WO2007100319A1 WO 2007100319 A1 WO2007100319 A1 WO 2007100319A1 US 2006007096 W US2006007096 W US 2006007096W WO 2007100319 A1 WO2007100319 A1 WO 2007100319A1
Authority
WO
WIPO (PCT)
Prior art keywords
sheet resistance
wafer
electrode
junction
photovoltages
Prior art date
Application number
PCT/US2006/007096
Other languages
French (fr)
Inventor
Michael Current
Phuc Van
Timothy Wong
Original Assignee
Ahbee 2, Lp
Faifer, Vladimir
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ahbee 2, Lp, Faifer, Vladimir filed Critical Ahbee 2, Lp
Priority to PCT/US2006/007096 priority Critical patent/WO2007100319A1/en
Publication of WO2007100319A1 publication Critical patent/WO2007100319A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2648Characterising semiconductor materials
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/265Contactless testing
    • G01R31/2656Contactless testing using non-ionising electromagnetic radiation, e.g. optical radiation
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2831Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2884Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/302Contactless testing
    • G01R31/308Contactless testing using non-ionising electromagnetic radiation, e.g. optical radiation
    • G01R31/311Contactless testing using non-ionising electromagnetic radiation, e.g. optical radiation of integrated circuits

Definitions

  • the present invention relates to the non-contact measurement of the sheet resistance and leakage current of p-n junctions.
  • Advances in semiconductor technology have increased the requirements in monitoring epi and ion implant sheet resistance, Rs, in the range of 50 to greater than 10,000 Ohms/square, and also for the measurement of leakage current of p-n-junctions.
  • 4-point probe (4PP) techniques are widely used for sheet resistance measurements.
  • this technique has several disadvantages: mechanical probes can penetrate through the implant layer; and probe pressures necessary for making ohmic contact with an implant layer can increase p-n junction leakage between the implant layer and the underlying opposite conductivity substrate; also if a p-n junction is leaky, a 4PP probe can give erroneous values for sheet resistance even without probe penetration.
  • Various photo-electrical techniques have been proposed for non-contact measurement of p-n junctions which have limitations in the range of sheet resistance values which can be measured as well a numerous technical limitations on measurement accuracy and calibration.
  • the present invention uses a non-contact junction photovoltage (JPV) technique for measurement of the sheet resistance and leakage current.
  • JPV is the change of the near surface band bending or surface barrier under intensity modulated illumination of a p-n junction.
  • a non-contact JPV technique for measurement of sheet resistance in ultra shallow p-n junctions was proposed in US Patent to Roger L. Verkuil, #5,442,297. This technique is based on the measurement of JPV signals remote from a local illumination area.
  • the apparatus included two conducting rings placed in the vicinity of the wafer surface outside the illumination area. Using the measurement of two AC signals outside the illumination region and additional junction capacitance data, the sheet resistance can be calculated.
  • this model will give additional systematic errors because the capacitance of these thin electrodes depends upon non-linear fashion on their distance from the wafer surface and the linearity condition is not checked within the illumination area.
  • This probe configuration does not allow one to produce accurate measurements close to the edge of the wafer.
  • Another disadvantage of this patent is the requirement for the use of additional means for measurements of the p-n junction capacitance, or information about this value in order to calculate sheet resistance values. Also this technique does not provide for measurement of p-n junction conductance (leakage) - an important parameter for USJ process.
  • the advantages of present invention are a method and apparatus for accurate measurements of sheet resistance, capacitance of p-n junctions and determination of leakage currents with improved spatial resolution and sensitivity.
  • An object of this invention is to provide a non-contact sheet resistance and leakage current apparatus for the measurement of doped surface layers over a wide range of doping levels.
  • the present embodiment of the invention apparatus includes a means for illumination of p-n junctions with intensity modulated light, a transparent and conducting electrode, positioned near the surface of the semiconductor wafer directing light onto its surface, and detecting JPV signal from said area.
  • the present invention also includes a second electrode detecting JPV signal outside the illumination area.
  • the second electrode can be a metal arc, which can be positioned over the wafer area, even if the light spot and transparent electrode are located at the edge of the wafer. Using this configuration for the second electrode, the edge effect area is significantly decreased.
  • the present invention also includes a third, grounded electrode surrounding the first and second electrodes to prevent influence of JPV from regions of the wafer outside of the area of the first and second electrodes.
  • the present invention also includes two preamplifiers connected to the first and second electrodes. To obtain accurate measurements, the intensity of the light is adjusted to obtain a linear dependence of the JPV signal from the transparent electrode versus light flux.
  • This method provides for calibration of the junction capacitance measurement using a wafer with known sheet resistance.
  • the method is based on comparison of JPV signal for test wafers and a calibration wafer with sheet resistance measured using a 4PP.
  • the calibration wafer should have a thick enough p-n junction depth (>50 run) to provide accurate 4PP measurements without interference from junction leakage or probe punch through effects.
  • the procedure of measurement includes illumination the area of the calibration semiconductor p-n structure with known sheet resistance with intensity modulated light; measurement of JPV from some area inside the illumination area and some area outside of the illumination area of the calibration wafer at one or two frequencies; measurement of JPV and its phase shift from some area inside the illumination area and some area outside of the illumination area of the test wafer with at least two frequencies; determination of the capacitance of a p-n junction of the calibration wafer using its known sheet resistance and measured its JPV values; and determination of the sheet resistance and leakage current of test wafers using measured JPV values from test wafers at two or more frequencies and JPV values from a calibration wafer.
  • the present invention also provides a means for increasing the accuracy and versatility of the measurement through several methods; providing a means for checking and adjusting the air gap separation between the probe electrodes and the p-n-junction to establish uniform and known capacitive coupling of the JPV signals, and providing a photodiode detector to check the value and uniformity of the surface reflectivity and providing for the use of multiple wavelengths of excitation light to allow for optimal matching between the light penetration depth and junction depths of surface and subsurface doped layers.
  • Fig.l is a pictorial view of the present embodiment of the invention.
  • Fig. 2 is a pictorial view of an RsL probe configuration.
  • Fig. 3 is a pictorial view of the configuration of the RsL probe's electrodes.
  • Fig. 4 is a pictorial view of the configuration of the RsL probe's electrodes with transparent electrode covering some part of the glass.
  • Fig. 5 is a pictorial view of the configuration of SPV electrodes with respect to the wafer.
  • a contactless sheet resistance measurement apparatus 1 is shown.
  • a wafer 2 containing a surface p-n-junction 3 is placed on a wafer chuck 4.
  • the wafer chuck is placed on a rotary and linear motion stage 5.
  • the apparatus comprises a probe 6 for sheet resistance (Rs) and leakage current (L) measurement (RsL), which is placed close to the junction surface and optically coupled through a fiber bundle 8 with an LED 7, connected to the LED driver 9.
  • a signal generator 20 is used to supply the modulated signal to the LED driver 9.
  • Two electrical JPV outputs from the probe 6 are connected to signal demodulators 11.
  • Signal generator 20, signal demodulators 11 and motors of the stage 5 are electrically connected to an interface and computer 12.
  • the chuck 4 is normally connected to the ground through switch 23 during the measurement of JPV signals.
  • the system controller 12 also controls a second signal generator 22 which can supply a modulated signal to the wafer chuck 4 through switch 23 for monitoring of the air gap distance between electrodes and top surface of the wafer 2, in the absence of the LED light beam, when generator 20 is disconnected from LED driver 9 by switch 24.
  • signal from demodulator 11 will be inversely proportional to the air gap.
  • the computer control switch 23 connects generator 22 to chuck 4 and a switch 24 disconnects to the signal generator 20 from LED driver 9.
  • switch 24 connects the signal generator 20 to LED driver 9 while the other switch 23 connects chuck 4 to ground.
  • the signal generator 20 and signal demodulators 11 may be " replaced by a single lock-in amplifier with an internal signal generator.
  • the air gap distance between the probe electrodes 14, 16 and the p-n junction 3 is controlled through vertical motion control 19 and gap sensor 21 to establish a known and uniform capacitive coupling for the JPV signal.
  • the fiber bundle 8 also communicates the LED light to the p-n junction 3 and back to a photodiode detector 10 for measurement of the surface reflectivity.
  • the RsL probe 6 and p-n junction 3 are placed during sheet resistance and leakage current measurements in a light-tight enclosure to avoid noise effects from additional photovoltage signals created by light sources other than the modulated LED source 7.
  • the RsL probe represented in Fig. 2 comprises of three electrodes and two preamplifiers.
  • the RsL probe 6 includes a dielectric ring 13, a first electrode with a glass disk with a transparent and conducting ITO (Indium-Tin-Oxide) coating 14, a second metal electrode 16 shaped as a partial ring around the first electrode 14 and a third grounded metal electrode 15 covering the area outside the first and second electrodes to prevent the influence of the photo voltage outside the areas of these electrodes on the JPV signals captured by these electrodes.
  • the conducting layer of the glass disk 14 is connected to a preamplifier 17, a metal electrode 15 is grounded and a metal electrode 16 is connected to the preamplifier 18.
  • the output of preamplifiers 17, 18 is connected to signal demodulators 11.
  • the parameters of the electrodes 14,16 are shown in Fig. 3.
  • Fig. 4 another electrode configuration is shown, where the transparent circular conducting coating 26 with a radius Roi is covering only the part of the quartz or glass cylinder 25.
  • the transparent conducting stripe 27 is used for connecting the electrode 26 to a preamplifier 17.
  • the grounded electrode 15 is not shown in Figures 3 and 4.
  • mapping of the wafer is done by rotating the wafer and translating the wafer in the X direction.
  • the non-transparent electrode is positioned in the negative x direction. This electrode configuration provides for mapping of the sheet resistance with a much smaller edge exclusion region than for ring-like electrode configurations.
  • the basis of the measurement is to use photo-excitation of carriers in the junction and wafer substrate and to monitor, in a spatially resolved manner, the generation and drift of carriers with two electrodes, a transparent electrode 14 at the center of the probe and second electrode 16 some small distance away (Fig. 2).
  • the background of the measurement is related to the theory of surface photovoltage (SPV) distributions under local optical excitation of silicon wafers under strong inversion at the surface described in V. Faifer et.al., "Measurement of the diffusion length with improved spatial resolution", Proceedings of 24 th ESSDERC'94, Edinburgh, p.601 (1994).
  • SPV surface photovoltage
  • vspv(x,y,t) is junction photovoltage value as function of coordinates x,y; ⁇ (x,y,t) is the intensity of light flux; Rs is the sheet resistance of the upper layer of p-n structure; Cs is the capacitance of p-n junction per unit area; G is the conductivity of p-n junction per unit area;
  • R is reflectivity of semiconductor.
  • the conductivity of p-n junction can be determined as:
  • G ⁇ - (2) k - T where q is charge of the electron; k is Boltzman constant;
  • T is the temperature
  • Io is the prefactor in formula of current, /, versus voltage, V, of p-n junction:
  • the phovoltage signal can be calculated using the formula:
  • V SPV (t) Const Jjv 5PK (x, y, f)dxdy (4)
  • S is the area of electrode and Const depends on the air gap between electrode and the semiconductor surface, the gain of amplification of the preamplifier and others parameters.
  • the JPV signal can be represented as:
  • Io(z), h(z), are the modified Bessel function of the first kind
  • Ko(z), K](z) are the modified Bessel function of the second kind
  • Ro is the radius of the first transparent electrode
  • Rj, R2 are the inner and outer radiuses of the second non transparent electrode
  • is the effective light flux propagating inside semiconductor
  • is the angle of the metal arc electrode 16, represented in Fig.3. It is not sufficient to measure only the photo voltages Vj, V 2 to determine three parameters Rs, G and Cs of a test wafer with a p-n junction.
  • a junction capacitance calibration wafer to provide for accurate measurement of sheet resistance and leakage current.
  • the calibration wafer should have
  • the sheet resistance of this calibration wafer can be measured for example using a 4PP.
  • the calibration wafer should have a thick enough p-n junction (> 50 nm) to avoid contact probe punch through and leakage current issues.
  • the photovoltage signals from the two electrodes VIc and V2c are measured at frequency fj and the junction capacitance Csc of the calibration wafer is calculated using equation:
  • photovoltage signals V n and V 21 from transparent electrode 14 and non transparent electrode 16 are measured at frequency fj for test wafers with unknown parameters.
  • the analysis is then repeated for a lower light modulation frequency f 2 , where the decay term parameters, Rs*G, in (9) and hence leakage effect in is more dominant factor.
  • the new junction photovoltages V 12 and V22 are measured at frequency
  • an air gap control system is used to maintain a constant air gap or to monitor the air gap and mathematically correct the JPV signals.
  • a distance sensor 21 is used to measure the gap between the sample and the probe; it can be optically based, for example, a laser interferometer or electrically based measuring the capacitance between the electrodes and the surface junction. The distance information is send back to the computer 12 and the computer will send a signal to the Z motor 19 that moves the probe up and down to compensate for the air gap variation.
  • Distance sensing means comprises a signal generator 22 that applies an AC voltage through switch 23 to the wafer chuck 4.
  • the signal, from electrode 14, preamplifier 17 and demodulator 11 is inversely proportional to the air gap.
  • the air gap can be controlled by measuring this signal, Vt and Vc, before JPV test wafer measurements, variations in probe gain and capacitance can be taken into account in the calculation of Rs.
  • the parameters Rs, Cs, G of the test wafer can be determined using measured values for calibration and test wafers at frequencies fj and / 2 and the set of equations:
  • Vc capacitance signal from signal demodulator 11 for a calibration wafer
  • the sheet resistance and leakage current also can be determined using additional measurements of the phase shifts of the JPV signals.
  • the parameters Rs, Cs, G of the test wafer can be determined using measured values for calibration and test wafers at frequencies/; and/ ? and the set of equations (12), (13) and equation:
  • ⁇ 12 and ⁇ 22 are the phase shifts of JPV signals from the transparent 14 and non
  • the first procedure of measurement includes the steps of: a) Put the calibration semiconductor p-n structure with known sheet resistance Rsc on the wafer chuck. b) Determine the electrode to sample spacing and capacitance signal Vc 3 using voltage generator 22. c) Illuminate the area of the sample through transparent electrode 14 from LED 7 with intensity modulated light at a maximum frequency, f max , consistent with the bandwidth of JPV preamplifier 17 and signal demodulator 11; d) Measure the JPV signals, Vic and V 2C at frequency f max from electrodes 14 and 16 respectively using preamplifiers 17 and 18 and signal demodulators 11; e) If V2C is close to the noise limit of preamplifier 18, V 2m decrease the light modulating frequency to get V2c>V2 n and measure JPV signals Vic and V 2 c at this modulating frequency, fl; f) Adjust the light flux to get a linear dependence of the JPV signal, Vic, versus light flux and measurement JPV signals Vic, V2C
  • an LED driver 9 and signal demodulators 11 capable of handling two or more frequencies can be used simultaneously, this reducing steps k) and 1) into a single step.
  • the second procedure of measurement requires additional measurement of phase
  • the wavelength of the light source should be less then 800 nm for Si wafers to exclude the effects of diffusion of optically generated carriers from deep in the substrate. LEDs with power of about 1 mW and modulating frequency in the range of 1-10OkHz are used for measurement of sheet resistance and

Abstract

A contactless sheet resistance measurement apparatus and method for measuring the sheet resistance of a surface p-n junction an its leakage current is disclosed. The apparatus comprises an alternating light source optically coupled with a transparent and conducting electrode brought close to the junction, a second electrode placed outside of the illumination area, and a third grounded electrode surrounding the first and second electrodes. For measurements of junction capacitance, a calibration wafer with known sheet resistance is used to provide reference photovoltage signals. Using the measurement of the junction photovoltage (JPV) sign from the illuminated area and outside this area for calibration and test wafers at different light modulation, frequencies, p-n junctio sheet resistance and conductance (leakage current density) are determined.

Description

NON-CONTACT METHOD AND APPARATUS FOR
MEASUREMENT OF SHEET RESISTANCE AND LEAKAGE
CURRENT OF P-N JUNCTIONS
BACKGROUND OF THE INVENTION
The present invention relates to the non-contact measurement of the sheet resistance and leakage current of p-n junctions. Advances in semiconductor technology have increased the requirements in monitoring epi and ion implant sheet resistance, Rs, in the range of 50 to greater than 10,000 Ohms/square, and also for the measurement of leakage current of p-n-junctions.
Currently, 4-point probe (4PP) techniques are widely used for sheet resistance measurements. In the case of ultra-shallow p-n junctions (with junction depths less than 30 nm) this technique has several disadvantages: mechanical probes can penetrate through the implant layer; and probe pressures necessary for making ohmic contact with an implant layer can increase p-n junction leakage between the implant layer and the underlying opposite conductivity substrate; also if a p-n junction is leaky, a 4PP probe can give erroneous values for sheet resistance even without probe penetration. Various photo-electrical techniques have been proposed for non-contact measurement of p-n junctions which have limitations in the range of sheet resistance values which can be measured as well a numerous technical limitations on measurement accuracy and calibration.
The present invention uses a non-contact junction photovoltage (JPV) technique for measurement of the sheet resistance and leakage current. JPV is the change of the near surface band bending or surface barrier under intensity modulated illumination of a p-n junction. A non-contact JPV technique for measurement of sheet resistance in ultra shallow p-n junctions was proposed in US Patent to Roger L. Verkuil, #5,442,297. This technique is based on the measurement of JPV signals remote from a local illumination area. To detect the attenuation and phase monitoring, the apparatus included two conducting rings placed in the vicinity of the wafer surface outside the illumination area. Using the measurement of two AC signals outside the illumination region and additional junction capacitance data, the sheet resistance can be calculated.
This technique has the following disadvantages. Since only attenuated JPV signals are measured outside the illumination area, this approach does not provide good spatial resolution and high sensitivity for measurements of sheet resistance Rs<400 Ohms/square in ultra shallow p-n junctions formed with high dose implants. The measurement is based on a small signal, linear JPV theory. According to this theory, the JPV signal should be linear with light intensity not only outside of the illumination area but also inside this area. The technique presented in US patent #5,442,297 uses measurements only outside the illumination area. The calculation of sheet resistance is based on a simplified model valid only for infinitely thin metal rings electrodes. As a result, this model will give additional systematic errors because the capacitance of these thin electrodes depends upon non-linear fashion on their distance from the wafer surface and the linearity condition is not checked within the illumination area. This probe configuration does not allow one to produce accurate measurements close to the edge of the wafer. Another disadvantage of this patent is the requirement for the use of additional means for measurements of the p-n junction capacitance, or information about this value in order to calculate sheet resistance values. Also this technique does not provide for measurement of p-n junction conductance (leakage) - an important parameter for USJ process.
The advantages of present invention are a method and apparatus for accurate measurements of sheet resistance, capacitance of p-n junctions and determination of leakage currents with improved spatial resolution and sensitivity. RELATED APPLICATIONS
US Application No. 10/688,766, Non Contact Method and Apparatus for Measurement of Sheet Resistance of P-N Junctions filed 10/15/2003.
SUMMARY OF THE INVENTION
An object of this invention is to provide a non-contact sheet resistance and leakage current apparatus for the measurement of doped surface layers over a wide range of doping levels. The present embodiment of the invention apparatus includes a means for illumination of p-n junctions with intensity modulated light, a transparent and conducting electrode, positioned near the surface of the semiconductor wafer directing light onto its surface, and detecting JPV signal from said area. The present invention also includes a second electrode detecting JPV signal outside the illumination area. The second electrode can be a metal arc, which can be positioned over the wafer area, even if the light spot and transparent electrode are located at the edge of the wafer. Using this configuration for the second electrode, the edge effect area is significantly decreased. The present invention also includes a third, grounded electrode surrounding the first and second electrodes to prevent influence of JPV from regions of the wafer outside of the area of the first and second electrodes. The present invention also includes two preamplifiers connected to the first and second electrodes. To obtain accurate measurements, the intensity of the light is adjusted to obtain a linear dependence of the JPV signal from the transparent electrode versus light flux.
This method provides for calibration of the junction capacitance measurement using a wafer with known sheet resistance. The method is based on comparison of JPV signal for test wafers and a calibration wafer with sheet resistance measured using a 4PP. The calibration wafer should have a thick enough p-n junction depth (>50 run) to provide accurate 4PP measurements without interference from junction leakage or probe punch through effects.
The procedure of measurement includes illumination the area of the calibration semiconductor p-n structure with known sheet resistance with intensity modulated light; measurement of JPV from some area inside the illumination area and some area outside of the illumination area of the calibration wafer at one or two frequencies; measurement of JPV and its phase shift from some area inside the illumination area and some area outside of the illumination area of the test wafer with at least two frequencies; determination of the capacitance of a p-n junction of the calibration wafer using its known sheet resistance and measured its JPV values; and determination of the sheet resistance and leakage current of test wafers using measured JPV values from test wafers at two or more frequencies and JPV values from a calibration wafer.
The present invention also provides a means for increasing the accuracy and versatility of the measurement through several methods; providing a means for checking and adjusting the air gap separation between the probe electrodes and the p-n-junction to establish uniform and known capacitive coupling of the JPV signals, and providing a photodiode detector to check the value and uniformity of the surface reflectivity and providing for the use of multiple wavelengths of excitation light to allow for optimal matching between the light penetration depth and junction depths of surface and subsurface doped layers.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig.l is a pictorial view of the present embodiment of the invention. Fig. 2 is a pictorial view of an RsL probe configuration. Fig. 3 is a pictorial view of the configuration of the RsL probe's electrodes. Fig. 4 is a pictorial view of the configuration of the RsL probe's electrodes with transparent electrode covering some part of the glass.
Fig. 5 is a pictorial view of the configuration of SPV electrodes with respect to the wafer.
DETAILED DESCRIPTION OF THE APPARATUS AND METHOD In Fig. 1, a contactless sheet resistance measurement apparatus 1 is shown. A wafer 2 containing a surface p-n-junction 3 is placed on a wafer chuck 4. The wafer chuck is placed on a rotary and linear motion stage 5. The apparatus comprises a probe 6 for sheet resistance (Rs) and leakage current (L) measurement (RsL), which is placed close to the junction surface and optically coupled through a fiber bundle 8 with an LED 7, connected to the LED driver 9. A signal generator 20 is used to supply the modulated signal to the LED driver 9. Two electrical JPV outputs from the probe 6 are connected to signal demodulators 11. Signal generator 20, signal demodulators 11 and motors of the stage 5 are electrically connected to an interface and computer 12. The chuck 4 is normally connected to the ground through switch 23 during the measurement of JPV signals. The system controller 12 also controls a second signal generator 22 which can supply a modulated signal to the wafer chuck 4 through switch 23 for monitoring of the air gap distance between electrodes and top surface of the wafer 2, in the absence of the LED light beam, when generator 20 is disconnected from LED driver 9 by switch 24. In this case signal from demodulator 11 will be inversely proportional to the air gap. When performing the probe-wafer distance sensing, the computer control switch 23 connects generator 22 to chuck 4 and a switch 24 disconnects to the signal generator 20 from LED driver 9. On the other hand, in measuring the JPV signals, switch 24 connects the signal generator 20 to LED driver 9 while the other switch 23 connects chuck 4 to ground. The signal generator 20 and signal demodulators 11 may be "replaced by a single lock-in amplifier with an internal signal generator.
The air gap distance between the probe electrodes 14, 16 and the p-n junction 3 is controlled through vertical motion control 19 and gap sensor 21 to establish a known and uniform capacitive coupling for the JPV signal. The fiber bundle 8 also communicates the LED light to the p-n junction 3 and back to a photodiode detector 10 for measurement of the surface reflectivity. The RsL probe 6 and p-n junction 3 are placed during sheet resistance and leakage current measurements in a light-tight enclosure to avoid noise effects from additional photovoltage signals created by light sources other than the modulated LED source 7. The RsL probe represented in Fig. 2 comprises of three electrodes and two preamplifiers. The RsL probe 6 includes a dielectric ring 13, a first electrode with a glass disk with a transparent and conducting ITO (Indium-Tin-Oxide) coating 14, a second metal electrode 16 shaped as a partial ring around the first electrode 14 and a third grounded metal electrode 15 covering the area outside the first and second electrodes to prevent the influence of the photo voltage outside the areas of these electrodes on the JPV signals captured by these electrodes. The conducting layer of the glass disk 14 is connected to a preamplifier 17, a metal electrode 15 is grounded and a metal electrode 16 is connected to the preamplifier 18. The output of preamplifiers 17, 18 is connected to signal demodulators 11. The parameters of the electrodes 14,16 (radius RO, Rl, R2 and angle φ) are shown in Fig. 3. In Fig. 4 another electrode configuration is shown, where the transparent circular conducting coating 26 with a radius Roi is covering only the part of the quartz or glass cylinder 25. The transparent conducting stripe 27 is used for connecting the electrode 26 to a preamplifier 17. The grounded electrode 15 is not shown in Figures 3 and 4.
As shown in Fig.5, mapping of the wafer is done by rotating the wafer and translating the wafer in the X direction. The non-transparent electrode is positioned in the negative x direction. This electrode configuration provides for mapping of the sheet resistance with a much smaller edge exclusion region than for ring-like electrode configurations.
The basis of the measurement is to use photo-excitation of carriers in the junction and wafer substrate and to monitor, in a spatially resolved manner, the generation and drift of carriers with two electrodes, a transparent electrode 14 at the center of the probe and second electrode 16 some small distance away (Fig. 2). The background of the measurement is related to the theory of surface photovoltage (SPV) distributions under local optical excitation of silicon wafers under strong inversion at the surface described in V. Faifer et.al., "Measurement of the diffusion length with improved spatial resolution", Proceedings of 24th ESSDERC'94, Edinburgh, p.601 (1994). The equation for the SPV value as function of coordinates x,y in the case of a semiconductor with strong inversion is derived in this article. After some modification this equation can be written for p-n junction photo voltage (JPV) as:
+ Rs - G .vSPV - q . <p . (l - R) . Rs (1)
Figure imgf000009_0001
where: vspv(x,y,t) is junction photovoltage value as function of coordinates x,y; φ(x,y,t) is the intensity of light flux; Rs is the sheet resistance of the upper layer of p-n structure; Cs is the capacitance of p-n junction per unit area; G is the conductivity of p-n junction per unit area;
R is reflectivity of semiconductor. The conductivity of p-n junction can be determined as:
G = ^- (2) k - T where q is charge of the electron; k is Boltzman constant;
T is the temperature; Io is the prefactor in formula of current, /, versus voltage, V, of p-n junction:
/ = V [exptø .K/*T)-l] (3)
The phovoltage signal can be calculated using the formula:
VSPV (t) = Const Jjv5PK (x, y, f)dxdy (4) where S is the area of electrode and Const depends on the air gap between electrode and the semiconductor surface, the gain of amplification of the preamplifier and others parameters.
In the case of sinusoid modulated light, the JPV signal can be represented as:
VSPV (t) = V5 • expO • 0 = \Vs\ exp(/0) expO • f) (5)
where IVs/, & are the magnitude and phase shift of JPV signal, Vs, ω=2τf , /is light modulating frequency.
Using equations (1) and (5), we can derive the magnitudes of JPV signals from transparent electrode 14, F), and non- transparent electrode 16, F^, for probe configuration, represented in Figs. 2 and 3:
Figure imgf000010_0001
ψ ΦRS I1 (IcR0)[R1K1 (IcR1) - R2K1 (JcR2)]
V2 = 2q (7)
2π £X I0 (IcR0 )KX (IcR0 ) + 11 (IcR0 )K0 (IcR0 )
where
k = -J RsG + jlπβsCs (8)
j = -fΛ ;
Io(z), h(z), are the modified Bessel function of the first kind; Ko(z), K](z) are the modified Bessel function of the second kind; Ro is the radius of the first transparent electrode; Rj, R2 are the inner and outer radiuses of the second non transparent electrode; Φ is the effective light flux propagating inside semiconductor,
φ is the angle of the metal arc electrode 16, represented in Fig.3. It is not sufficient to measure only the photo voltages Vj, V 2 to determine three parameters Rs, G and Cs of a test wafer with a p-n junction. In this invention we provide for the use of a junction capacitance calibration wafer to provide for accurate measurement of sheet resistance and leakage current. The calibration wafer should have
a surface p-n junction with low leakage current, Gsc«2 TTf2CsC, and a well-characterized sheet resistance Rsc. The sheet resistance of this calibration wafer can be measured for example using a 4PP. The calibration wafer should have a thick enough p-n junction (> 50 nm) to avoid contact probe punch through and leakage current issues. The photovoltage signals from the two electrodes VIc and V2c are measured at frequency fj and the junction capacitance Csc of the calibration wafer is calculated using equation:
Figure imgf000011_0001
(10)
where kc =
Figure imgf000011_0002
(11)
After this, photovoltage signals Vn and V21 from transparent electrode 14 and non transparent electrode 16 are measured at frequency fj for test wafers with unknown parameters. The analysis is then repeated for a lower light modulation frequency f2, where the decay term parameters, Rs*G, in (9) and hence leakage effect in is more dominant factor. The new junction photovoltages V 12 and V22 are measured at frequency
/* To exclude errors related to wafers thickness differences, or change of the air gap due to differential thermal expansion of different components, an air gap control system is used to maintain a constant air gap or to monitor the air gap and mathematically correct the JPV signals. A distance sensor 21 is used to measure the gap between the sample and the probe; it can be optically based, for example, a laser interferometer or electrically based measuring the capacitance between the electrodes and the surface junction. The distance information is send back to the computer 12 and the computer will send a signal to the Z motor 19 that moves the probe up and down to compensate for the air gap variation. Distance sensing means comprises a signal generator 22 that applies an AC voltage through switch 23 to the wafer chuck 4. The signal, from electrode 14, preamplifier 17 and demodulator 11 is inversely proportional to the air gap. For a system that has good temperature compensation, the air gap can be controlled by measuring this signal, Vt and Vc, before JPV test wafer measurements, variations in probe gain and capacitance can be taken into account in the calculation of Rs. The parameters Rs, Cs, G of the test wafer can be determined using measured values for calibration and test wafers at frequencies fj and /2 and the set of equations:
Figure imgf000012_0001
Figure imgf000012_0002
Figure imgf000013_0001
where
£, = ^RsG + J2πfxRsCs (15)
k2 = ^RsG + j2πf2RsCs (16)
Vc = capacitance signal from signal demodulator 11 for a calibration wafer Vt = capacitance signal from signal demodulator 11 for a wafer under test. If feedback control is used then Vc/Vt = 1.0.
The sheet resistance and leakage current also can be determined using additional measurements of the phase shifts of the JPV signals. The parameters Rs, Cs, G of the test wafer can be determined using measured values for calibration and test wafers at frequencies/; and/? and the set of equations (12), (13) and equation:
Figure imgf000013_0002
where θ12 and θ22 are the phase shifts of JPV signals from the transparent 14 and non
transparent electrodes 16 at frequency/.
In more detail, the first procedure of measurement includes the steps of: a) Put the calibration semiconductor p-n structure with known sheet resistance Rsc on the wafer chuck. b) Determine the electrode to sample spacing and capacitance signal Vc3 using voltage generator 22. c) Illuminate the area of the sample through transparent electrode 14 from LED 7 with intensity modulated light at a maximum frequency, fmax, consistent with the bandwidth of JPV preamplifier 17 and signal demodulator 11; d) Measure the JPV signals, Vic and V2C at frequency fmax from electrodes 14 and 16 respectively using preamplifiers 17 and 18 and signal demodulators 11; e) If V2C is close to the noise limit of preamplifier 18, V 2m decrease the light modulating frequency to get V2c>V2n and measure JPV signals Vic and V 2c at this modulating frequency, fl; f) Adjust the light flux to get a linear dependence of the JPV signal, Vic, versus light flux and measurement JPV signals Vic, V2C,,' f) Replace the calibration sample with the wafer under test. g) Measure the electrode to sample spacing and capacitance signal Vt. h) Use the electrode to wafer spacing information to move the Z motor 19 to maintain a standard probe sample spacing for calibration sample or determine the normalization factor for JPV. i) Repeat the steps c), d), e), f) for test wafer and measure JPV signals Vu and V 21; at frequency/;; j) Decrease the light modulating frequency Xo f 2, repeating steps c), d), e), f) for test wafer and measurement of JPV signals V 12 and V 22,' at frequency /2 ; k) Determine the capacitance Csc of the calibration wafer using its sheet resistance
Rsc, measured values Vic, and V2C at frequency/; and equation (10); 1) Determine of Rs and Gs using parameters of calibration structure Rsc, Csc, measured values from test wafer Vn, and V21, at frequency/ and Vj 2, and V 22, at frequency f2 and from calibration wafer test wafer V!C at frequency / and equations (12), (13), (14).
For high throughput, an LED driver 9 and signal demodulators 11 capable of handling two or more frequencies can be used simultaneously, this reducing steps k) and 1) into a single step.
The second procedure of measurement requires additional measurement of phase
shifts, Θ12 and Θ22, of the JPV signals from the transparent 14 and non-transparent electrodes 16 at frequency /2 using preamplifiers 17, 18 and signal demodulators 11. Rs and Gs are determined using parameters of calibration structure Rsc, Csc, measured values from test wafer Vu, and V2], at frequency/; and Vn, θ12 and V22, O22 at frequency f2 and from calibration wafer test wafer POc at frequency// and equations (12), (13), (17).
The dimensions of electrodes RO, Rl, R2 can be chosen in the mm range to get optimal spatial resolution and reproducibility of Rs measurement of the order of 0.1% in the range of Rs = 10 to > 100,000 Ohms/sq. The wavelength of the light source should be less then 800 nm for Si wafers to exclude the effects of diffusion of optically generated carriers from deep in the substrate. LEDs with power of about 1 mW and modulating frequency in the range of 1-10OkHz are used for measurement of sheet resistance and
0 7 0 leakage current density in the 10" to 10" A/cm range.

Claims

CLAIMSWhat is claimed is:
1. A contactless method for measurement of sheet resistance p-n junction top layer and its leakage current, comprising: illumination of an area of a semiconductor p-n junction with intensity modulated light and monitoring photovoltages from illumination area and some area outside of said illumination area, measurement of reference photovoltages from reference p-n structure with known sheet resistance at least at one frequency, measurement of said photovoltages from test p-n structure at least at two frequencies, arid determination of the sheet resistance and leakage current of test wafer using said photovoltages and reference photovoltages and sheet resistance of reference sample.
2. The contactless method for measurement of sheet resistance of a surface p-n junction and its conductance of claim 1, wherein in addition to photovoltages, its phase shifts are measured and the sheet resistance and leakage current of the test wafer is determined using said photovoltages, phase shifts and reference photovoltages.
3. The contactless method of claim 1, wherein the distance between the p-n junction and electrode is monitored and adjusted and used for correction of junction photovoltages for test and reference wafers.
4. The contactless method of claim 1, wherein the photovoltage monitoring area inside said illumination area is less than the illumination area.
5. The contactless method of claim 1, wherein light flux reflected from wafer is measured to correct photovoltages from reference and test wafers, talcing into account reflectivity differences between these wafers.
6. The contactless method of claim 1, wherein said reference p-n junction is not leaky, with leakage I<10~7A/cm2.
7. The contactless method of claim 1, wherein said reference p-n junction structure is measured using a 4PP.
8. The contactless method of claim 1, wherein said p-n junction structure is illuminated simultaneously by two light fluxes, modulated at different frequencies and simultaneously detecting these photovoltages.
9. A contactless apparatus for measuring sheet resistance and leakage current comprising: means for illuminating the area of semiconductor structure with intensity modulated light through a transparent conducting electrode, means for detecting JPV signal inside said illumination area and optically coupled to said illuminating means, means for detecting JPV signals outside said illumination area with a nontransparent electrode, means for measurement of said JPV signals inside and outside the said illumination area connected to said means for detecting JPV signals, means for monitoring and compensating for air gap variation due to wafer thickness variation or a non-leveled wafer chuck, and means for calibration of surface reflectivity of test wafers.
10. The contactless sheet resistance measurement apparatus of claim 9, wherein said transparent conducting electrode is a glass or quartz disk with an ITO coating and the non-transparent electrode is a metal arc coaxially installed to said glass or quartz disk, and a grounded electrode is surrounding these electrodes.
11. The contactless sheet resistance measurement apparatus of claim 9, wherein said transparent conducting electrode is a glass or quartz disk with an ITO coating covering central part of this disk and the non-transparent electrode is a metal arc coaxially installed to said glass or quartz disk, and a grounded electrode is surrounding these electrodes.
12. The contactless sheet resistance measurement apparatus of claim 9, wherein said illumination means comprises a light emitting diode with the drivers forming the sinusoidal illumination and an optical fiber directing the light onto the wafer surface.
13. The contactless sheet resistance measurement apparatus of claim 9, wherein said illumination means comprises a laser diode with the drivers forming a sinusoidal illumination and an optical fiber directing the light onto the wafer surface.
14. The contactless sheet resistance measurement apparatus claim 9, wherein said means for detecting of JPV signals comprises a transparent conducting electrode optically coupled with a light source used for detecting JPV signals inside the illumination area, a non-transparent electrode used for detecting JPV signals outside the illumination area, and a grounded electrode surrounding said electrodes.
15. The eontactless sheet resistance measurement apparatus of claim 9, wherein said means for monitoring and adjustment the air gap between wafer and electrodes includes vertical motion control and a sensor for measuring of the air gap between junction and electrode.
16. The eontactless sheet resistance measurement apparatus as in any one of claims 9-15, wherein said means measuring the air gap between wafer and electrodes is a laser based distance sensor placed close the electrode.
17. The eontactless sheet resistance measurement apparatus as in any one of claims 9- 15, wherein the means for measuring the air gap between wafer and electrode is measuring the capacitance coupling between the electrodes and the wafer.
18. The eontactless sheet resistance measurement apparatus claim 15, wherein said means for measuring the air gap between wafer and electrode is by measuring wafer thickness and comparison with the reference wafer thickness.
19. A eontactless sheet resistance measurement apparatus of claim 9, wherein said calibration means comprises a photodetector optically coupled to a transparent electrode.
PCT/US2006/007096 2006-02-28 2006-02-28 Non contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions WO2007100319A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US2006/007096 WO2007100319A1 (en) 2006-02-28 2006-02-28 Non contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2006/007096 WO2007100319A1 (en) 2006-02-28 2006-02-28 Non contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions

Publications (1)

Publication Number Publication Date
WO2007100319A1 true WO2007100319A1 (en) 2007-09-07

Family

ID=38459345

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/007096 WO2007100319A1 (en) 2006-02-28 2006-02-28 Non contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions

Country Status (1)

Country Link
WO (1) WO2007100319A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150241512A1 (en) * 2013-10-17 2015-08-27 Kla-Tencor Corporation Method and Apparatus for Non-Contact Measurement of Sheet Resistance and Shunt Resistance of P-N Junctions
US9306491B2 (en) 2011-05-16 2016-04-05 First Solar, Inc. Electrical test apparatus for a photovoltaic component
CN110462387A (en) * 2017-01-23 2019-11-15 特索罗科技有限公司 Light emitting diode (LED) test equipment and manufacturing method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812756A (en) * 1987-08-26 1989-03-14 International Business Machines Corporation Contactless technique for semicondutor wafer testing
US4902967A (en) * 1989-05-18 1990-02-20 The United States Of America As Represented By The Secretary Of The Navy Scanning electron microscopy by photovoltage contrast imaging
US5442297A (en) * 1994-06-30 1995-08-15 International Business Machines Corporation Contactless sheet resistance measurement method and apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812756A (en) * 1987-08-26 1989-03-14 International Business Machines Corporation Contactless technique for semicondutor wafer testing
US4902967A (en) * 1989-05-18 1990-02-20 The United States Of America As Represented By The Secretary Of The Navy Scanning electron microscopy by photovoltage contrast imaging
US5442297A (en) * 1994-06-30 1995-08-15 International Business Machines Corporation Contactless sheet resistance measurement method and apparatus

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9306491B2 (en) 2011-05-16 2016-04-05 First Solar, Inc. Electrical test apparatus for a photovoltaic component
US20150241512A1 (en) * 2013-10-17 2015-08-27 Kla-Tencor Corporation Method and Apparatus for Non-Contact Measurement of Sheet Resistance and Shunt Resistance of P-N Junctions
US9921261B2 (en) * 2013-10-17 2018-03-20 Kla-Tencor Corporation Method and apparatus for non-contact measurement of sheet resistance and shunt resistance of p-n junctions
TWI646338B (en) * 2013-10-17 2019-01-01 美商克萊譚克公司 Method and device for non-contact measurement of P-N junction sheet resistor and shunt resistor
CN110462387A (en) * 2017-01-23 2019-11-15 特索罗科技有限公司 Light emitting diode (LED) test equipment and manufacturing method

Similar Documents

Publication Publication Date Title
US7019513B1 (en) Non-contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions
US7414409B1 (en) Non-contact method and apparatus for measurement of leakage current of p-n junctions in IC product wafers
US7642772B1 (en) Non-contact method and apparatus for measurement of leakage current of p-n junctions in IC product wafers
US5754294A (en) Optical micrometer for measuring thickness of transparent wafers
EP0690492B1 (en) Contactless sheet resistance measurement method and apparatus
US7884024B2 (en) Apparatus and method for optical interference fringe based integrated circuit processing
US7403023B2 (en) Apparatus and method of measuring defects in an ion implanted wafer by heating the wafer to a treatment temperature and time to substantially stabilize interstitial defect migration while leaving the vacancy defects substantially unaltered.
TWI629733B (en) Method and apparatus for non-contact measurement of forward voltage, saturation current density, ideality factor and i-v curves in p-n junctions
JPH04225247A (en) Method and apparatus for measurement of physical properties of material
WO2005096004A1 (en) Real-time in-line testing of semiconductor wafers
Airaksinen Silicon wafer and thin film measurements
US20080036464A1 (en) Probes and methods for semiconductor wafer analysis
WO2007100319A1 (en) Non contact method and apparatus for measurement of sheet resistance and leakage current of p-n junctions
US6917209B2 (en) Non- contacting capacitive diagnostic device
WO2015058130A2 (en) Method and apparatus for non-contact measurement of sheet resistance and shunt resistance of p-n junctions
Sakai et al. Noncontact, electrode-free capacitance/voltage measurement based on general theory of metal-oxide-semiconductor (MOS) structure
US7499168B2 (en) Combined modulated optical reflectance and electrical system for ultra-shallow junctions applications
US6085580A (en) Differential force microscope
US5272342A (en) Diffused layer depth measurement apparatus
Tyavlovsky et al. Scanning photostimulated electrometry for testing the uniformity of spatial distribution of semiconductor wafers parameters
CN117590080A (en) Device and method for determining sheet resistance of a sample
CN108646160B (en) Device and method for measuring minority carrier spatial distribution in narrow bandgap semiconductor
US5099122A (en) Method for evaluation of transition region of silicon epitaxial wafer
WO2006062510A1 (en) Non contact method and apparatus for measurement of sheet resistance of p-n junctions
EP1382958B1 (en) System and method for measuring properties of a semiconductor substrate in a non-destructive way

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06736416

Country of ref document: EP

Kind code of ref document: A1