WO2006019675A1 - A semiconductor device with a high-k gate dielectric and a metal gate electrode - Google Patents
A semiconductor device with a high-k gate dielectric and a metal gate electrode Download PDFInfo
- Publication number
- WO2006019675A1 WO2006019675A1 PCT/US2005/024489 US2005024489W WO2006019675A1 WO 2006019675 A1 WO2006019675 A1 WO 2006019675A1 US 2005024489 W US2005024489 W US 2005024489W WO 2006019675 A1 WO2006019675 A1 WO 2006019675A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- oxide
- semiconductor device
- gate electrode
- metal
- aluminide
- Prior art date
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 91
- 239000002184 metal Substances 0.000 title claims abstract description 91
- 239000004065 semiconductor Substances 0.000 title claims abstract description 37
- 229910000951 Aluminide Inorganic materials 0.000 claims abstract description 34
- 238000000034 method Methods 0.000 claims description 26
- 239000000463 material Substances 0.000 claims description 19
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 10
- 229910052723 transition metal Inorganic materials 0.000 claims description 10
- 150000003624 transition metals Chemical class 0.000 claims description 10
- 239000000203 mixture Substances 0.000 claims description 9
- 239000010936 titanium Substances 0.000 claims description 9
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 7
- 229910052782 aluminium Inorganic materials 0.000 claims description 7
- 229910052715 tantalum Inorganic materials 0.000 claims description 7
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 7
- 229910052719 titanium Inorganic materials 0.000 claims description 7
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 7
- 229910052721 tungsten Inorganic materials 0.000 claims description 7
- 239000010937 tungsten Substances 0.000 claims description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 6
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 claims description 6
- 229910017052 cobalt Inorganic materials 0.000 claims description 5
- 239000010941 cobalt Substances 0.000 claims description 5
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 5
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 5
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 5
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 5
- 229910001928 zirconium oxide Inorganic materials 0.000 claims description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 4
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 claims description 4
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 claims description 4
- 229910052735 hafnium Inorganic materials 0.000 claims description 4
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 4
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 4
- 229910052726 zirconium Inorganic materials 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 3
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 claims description 3
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 claims description 3
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 claims description 3
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 claims description 3
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 claims description 3
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 3
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 claims description 3
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 claims description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 3
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 3
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 claims description 3
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 claims description 3
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims description 2
- 229910044991 metal oxide Inorganic materials 0.000 claims description 2
- 150000004706 metal oxides Chemical class 0.000 claims description 2
- 229910052763 palladium Inorganic materials 0.000 claims description 2
- 229910052697 platinum Inorganic materials 0.000 claims description 2
- 229910052707 ruthenium Inorganic materials 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 16
- 229920005591 polysilicon Polymers 0.000 description 16
- 239000000377 silicon dioxide Substances 0.000 description 8
- 235000012239 silicon dioxide Nutrition 0.000 description 8
- 150000002739 metals Chemical class 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 5
- 239000000243 solution Substances 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- 229910000838 Al alloy Inorganic materials 0.000 description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 239000007864 aqueous solution Substances 0.000 description 3
- 239000008367 deionised water Substances 0.000 description 3
- 229910021641 deionized water Inorganic materials 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 2
- 239000000908 ammonium hydroxide Substances 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 206010010144 Completed suicide Diseases 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000005275 alloying Methods 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- AZDRQVAHHNSJOQ-UHFFFAOYSA-N alumane Chemical compound [AlH3] AZDRQVAHHNSJOQ-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- -1 e.g. Inorganic materials 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000001995 intermetallic alloy Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910001510 metal chloride Inorganic materials 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000012702 metal oxide precursor Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Definitions
- the present invention relates to semiconductor devices, in particular, those that include high-k gate dielectrics and metal gate electrodes. BACKGROUND OF THE INVENTION
- MOS field-effect transistors with very thin gate dielectrics made from silicon dioxide may experience unacceptable gate leakage currents.
- Forming the gate dielectric from certain high-k dielectric materials, instead of silicon dioxide, can reduce gate leakage. Because, however, such a dielectric may not be compatible with polysilicon, it may be desirable to use metal gate electrodes in devices that include high-k gate dielectrics.
- Certain metals with a workfunction below 4.3 eV may be used to make metal gate electrodes for NMOS transistors. Those metals, however, may be thermally unstable at temperatures above 400 0 C, causing them to react adversely with high-k gate dielectrics.
- Figures 1a-1i represent cross-sections of structures that may be formed when carrying out an embodiment of a replacement gate method that may be used to make the semiconductor device of the present invention. Features shown in these figures are not intended to be drawn to scale. DETAILED DESCRIPTION OF THE PRESENT INVENTION
- That semiconductor device comprises a gate dielectric and a metal gate electrode that comprises an aluminide.
- One embodiment of the present invention comprises a high-k gate dielectric upon which is formed an NMOS metal gate electrode that comprises an aluminide.
- the high-k gate dielectric may comprise hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, titanium oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
- hafnium oxide, zirconium oxide, and aluminum oxide are particularly preferred.
- the aluminide from which the NMOS metal gate electrode is made, is an ordered intermetallic alloy.
- the atomic arrangement of such an alloy differs from the atomic arrangement of conventional metal alloys.
- the alloying atoms in an aluminide are arranged periodically, forming a superlattice crystal structure, when maintained below the critical ordering temperature.
- aluminides may show enhanced structural stability and resistance to high temperature deformation.
- the aluminide has the composition M x AIy in which M is a transition metal, and the ratio of x to y represents the relative atomic percentage of the transition metal to the aluminum that is contained in the aluminide.
- Aluminides with that composition may, for example, include zirconium, tungsten, tantalum, hafnium, titanium, and other transition metals that yield a composition with the desired workfunction and thermal stability, when combined with aluminum.
- the aluminide included in the semiconductor of the present invention may also include multiple transition metals that are bound within a superlattice crystal structure with an aluminum alloy, e.g., an alloy that includes aluminum doped with relatively small quantities of boron or magnesium.
- such aluminides When used to form an NMOS metal gate electrode, such aluminides preferably have the composition M x AIy, wherein x is between 1 and 4 and y is between 1 and 4.
- Particularly preferred aluminides for making NMOS metal gate electrodes include ZrAI, ZrAI 2 , ZrAI 3 , WAI 4 , TaAI, HfAI, TiAI, TiAI 2 , TiAI 3 , and Ti 3 AI.
- the resulting NMOS metal gate electrode may have a workfunction that is less than 4.3 eV, and that is preferably between about 3.9 eV and about 4.3 eV, and more preferably between about 4.0 eV and about 4.2 eV.
- the aluminide, from which the NMOS metal gate electrode is formed should be thick enough to ensure that any material formed on it will not significantly impact its workfunction.
- such an aluminide is between about 20 angstroms and about 2,000 angstroms thick, and more preferably is between about 100 angstroms and about 300 angstroms thick.
- Such an NMOS metal gate electrode preferably is thermally stable at 400 0 C.
- the semiconductor of the present invention may include a PMOS metal gate electrode, which does not comprise an aluminide, in addition to the NMOS metal gate electrode, which does comprise an aluminide.
- a PMOS metal gate electrode may be formed on a high-k gate dielectric, and may comprise a p-type metal such as ruthenium, palladium, platinum, cobalt, nickel, or a conductive metal oxide, e.g., ruthenium oxide.
- ruthenium oxide e.g., ruthenium oxide
- such p-type metals When used to form a PMOS metal gate electrode, such p-type metals preferably have a workfunction that is between about 4.9 eV and about 5.2 eV. They are preferably between about 20 angstroms and about 2,000 angstroms thick, and are more preferably between about 100 angstroms and about 300 angstroms thick. Like the aluminides for making the NMOS metal gate electrode, the p-type metals used to make the PMOS metal gate electrode should be thermally stable at 400 0 C.
- Figures 1a-1i illustrate structures that may be formed, when carrying out an embodiment of a replacement gate method that may be used to make the semiconductor device of the present invention.
- Figure 1a represents an intermediate structure that may be formed when making a CMOS device. That structure includes first part 101 and second part 102 of substrate 100. Isolation region 103 separates first part 101 from second part 102.
- First polysilicon layer 104 is formed on dielectric layer 105, and second polysilicon layer 106 is formed on dielectric layer 107.
- First polysilicon layer 104 is bracketed by sidewall spacers 108 and 109, and second polysilicon layer 106 is bracketed by sidewall spacers
- Dielectric layer 112 separates layers 104 and 106.
- Substrate 100 may comprise any material that may serve as a foundation upon which a semiconductor device may be built.
- Isolation region 103 may comprise silicon dioxide, or other materials that may separate the transistor's active regions.
- Dielectric layers 105 and 107 may each comprise silicon dioxide, or other materials that may insulate the substrate from other substances.
- first polysilicon layer 104 is doped n-type
- second polysilicon layer 106 is doped p-type.
- First and second polysilicon layers 104 and 106 may be between about 100 and about 2,000 angstroms thick, and preferably are between about 500 and about 1 ,600 angstroms thick.
- dielectric layer 112 may comprise silicon dioxide or a low-k material.
- dielectric layer 112 may be polished back, e.g., via a conventional chemical mechanical polishing ("CMP") step, to expose first and second polysilicon layers 104 and 106.
- CMP chemical mechanical polishing
- the figure 1a structure may include many other features (e.g., a silicon nitride etch stop layer, source and drain regions, and one or more buffer layers) that may be formed using conventional processes.
- a hard mask on polysilicon layers 104 and 106 - and an etch stop layer on the hard mask -- to protect layers 104 and 106 when the source and drain regions are covered with a suicide.
- a hard mask may comprise silicon nitride.
- Such an etch stop layer may comprise silicon, an oxide (e.g., silicon dioxide or hafnium dioxide), or a carbide (e.g., silicon carbide).
- Such an etch stop layer and silicon nitride hard mask may be polished from the surface of layers 104 and 106, when dielectric layer 112 is polished - as those layers will have served their purpose by that stage in the process.
- Figure 1a represents a structure in which any hard mask or etch stop layer, which may have been previously formed on layers 104 and 106, has already been removed from the surface of those layers.
- layers 104 and 106 may be doped at the same time the source and drain regions are implanted.
- first polysilicon layer 104 is removed.
- that layer is removed by exposing it to an aqueous solution that comprises between about 2% and about 30% ammonium hydroxide by volume for a sufficient time at a sufficient temperature to remove substantially all of layer 104 without removing a significant amount of second polysilicon layer 106.
- n-type polysilicon layer 104 may be removed by exposing it at about 25°C for about 30 minutes to a solution that comprises about 15 percent ammonium hydroxide by volume in deionized water, while applying sonic energy at about 1 ,000 KHz - dissipating at about 5 watts/cm 2 .
- dielectric layer 105 is removed.
- dielectric layer 105 comprises silicon dioxide
- it may be removed using an etch process that is selective for silicon dioxide.
- Such an etch process may comprise exposing layer 105 to a solution that includes about 1 percent HF in deionized water.
- the time layer 105 is exposed should be limited, as the etch process for removing that layer may also remove part of dielectric layer 112.
- the device if a 1 percent HF based solution is used to remove layer 105, the device preferably should be exposed to that solution for less than about 60 seconds, and more preferably for about 30 seconds or less.
- removal of dielectric layer 105 forms trench 113 within dielectric layer 112 positioned between sidewall spacers 108 and 109.
- high-k gate dielectric 115 which may comprise one of the materials specified above, is formed within trench 113 and on substrate 100.
- High-k gate dielectric 115 may be formed on substrate 100 using a conventional atomic layer chemical vapor deposition ("CVD") process.
- CVD atomic layer chemical vapor deposition
- a metal oxide precursor e.g., a metal chloride
- steam may be fed at selected flow rates into a CVD reactor, which is then operated at a selected temperature and pressure to generate an atomically smooth interface between substrate 100 and high-k gate dielectric 115.
- high-k gate dielectric 115 should be less than about 60 angstroms thick, and more preferably between about 5 angstroms and about 40 angstroms thick.
- high-k gate dielectric 115 when an atomic layer CVD process is used to form high-k gate dielectric 115, that dielectric will form on the sides of trench 113 in addition to forming on the bottom of that trench, and will form on dielectric layer 112. If high-k gate dielectric 115 comprises an oxide, it may manifest oxygen vacancies at random surface sites and unacceptable impurity levels, depending upon the process used to make it. After dielectric 115 is deposited, it may be desirable to remove impurities from that dielectric, and to oxidize it to generate a dielectric with a nearly idealized metakoxygen stoichiometry.
- high-k gate dielectric 115 may be exposed to an aqueous solution that contains between about 2% and about 30% hydrogen peroxide by volume.
- high-k gate dielectric 115 is exposed to an aqueous solution that contains about 6.7% H 2 O 2 by volume for about 10 minutes at a temperature of about 25°C.
- first metal layer 116 is formed directly on high-k gate dielectric 115 to generate the figure 1d structure. Like high-k gate dielectric 115, part of first metal layer 116 lines trench 113 while part of that layer spills over onto dielectric layer 112. As indicated above, first metal layer 116 comprises an aluminide, preferably one with the composition M x AI x in which M is a transition metal. Such an aluminide may be formed on high-k gate dielectric 115 using a conventional physical vapor deposition ("PVD") process. In such a process, an alloy target (or multiple pure targets) may be sputtered onto high-k gate dielectric 115.
- PVD physical vapor deposition
- an aluminide may be formed using a CVD process that employs multiple precursors.
- nanolaminate techniques (which rely upon PVD, CVD, or atomic layer CVD processes) may be used to alternately deposit ultra-thin aluminum and transition metal layers, which will crystallize in the desired manner to form aluminide 116.
- second metal layer 121 is formed on first metal layer 116.
- Second metal layer 121 fills the remainder of trench 113 and covers dielectric layer 112, as illustrated in figure 1e.
- Second metal layer 121 preferably comprises a material that may be easily polished, and preferably is deposited over the entire device using a conventional metal deposition process.
- Such a fill metal may comprise titanium nitride, tungsten, titanium, aluminum, tantalum, tantalum nitride, cobalt, copper, nickel, or any other metal that may be polished and that may satisfactorily fill trench 113.
- first metal layer 116 preferably is between about 20 angstroms and about 300 angstroms thick, and more preferably is between about 25 angstroms and about 200 angstroms thick.
- first metal layer 116 may be up to 2,000 angstroms thick.
- first metal layer 116 preferably has a workfunction that is between about 3.9 eV and about 4.3 eV.
- second metal layer 121 , first metal layer 116, and high-k gate dielectric 115 are removed from above dielectric layer 112 to generate the figure 1f structure.
- a CMP step may be applied to remove those materials from above dielectric layer 112.
- a CMP step may be used to remove second metal layer 121
- a subsequent dry etch step (and, optionally, an additional wet etch step) is applied to remove first metal layer 116 and high-k gate dielectric 115 from above dielectric layer 112.
- first metal layer 116 and high-k gate dielectric 115 are removed from above dielectric layer 112, p-type polysilicon layer 106 is removed.
- Layer 106 may be removed selectively to second metal layer 121 by exposing it to a solution that comprises between about 20 and about 30 percent TMAH by volume in deionized water for a sufficient time at a sufficient temperature (e.g., between about 60 0 C and about 90 0 C), while applying sonic energy.
- dielectric layer 107 is removed, e.g., by using the same process that was used to remove dielectric layer 105. Removing dielectric layer 107 generates trench 114, as figure 1g illustrates.
- high-k gate dielectric 117 is formed within trench 114 and onto dielectric layer 112. The same process steps and materials used to form high-k gate dielectric 115 may be used to form high-k gate dielectric 117.
- third metal layer 120 is then deposited on high-k gate dielectric 117.
- Third metal layer 120 may comprise one of the p-type metals identified above, and may be formed on high-k gate dielectric 117 using a conventional PVD or CVD process.
- third metal layer 120 preferably is between about 20 angstroms and about 300 angstroms thick, and more preferably is between about 25 angstroms and about 200 angstroms thick.
- Third metal layer 120 may have a workfunction that is between about 4.9 eV and about 5.2 eV.
- fourth metal layer 118 e.g., a second fill metal, may be formed on third metal layer 120 to generate the figure 1 h structure.
- fourth metal layer 118 The same process steps and materials used to form second metal layer 121 may be used to form fourth metal layer 118.
- the portions of fourth metal layer 118, third metal layer 120 and high-k gate dielectric 117 that cover dielectric layer 112 may then be removed to generate the figure 1 i structure.
- the same CMP and/or etch steps used to remove first fill metal 121 , aluminide 116 and high-k gate dielectric 115 from above dielectric layer 112 may be used to remove second fill metal 118, third metal layer 120 and high-k gate dielectric 117 from above dielectric layer 112.
- a capping dielectric layer (not shown) may be deposited onto the resulting structure using a conventional deposition process. Process steps for completing the device that follow the deposition of such a capping dielectric layer, e.g., forming the device's contacts, metal interconnect, and passivation layer, are well known to those skilled in the art and will not be described here.
- the semiconductor device of the present invention includes an NMOS metal gate electrode that has a workfunction that is below 4.3 eV and that is thermally stable at 400 0 C.
- a metal gate electrode may provide an NMOS transistor with structural and temperature stability properties that render it suitable for high volume manufacturing of semiconductor devices.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007522546A JP4959561B2 (en) | 2004-07-20 | 2005-07-08 | Semiconductor device having high-k gate dielectric and metal gate electrode |
EP05770566A EP1790006B1 (en) | 2004-07-20 | 2005-07-08 | A semiconductor device with a high-k gate dielectric and a metal gate electrode |
AT05770566T ATE521985T1 (en) | 2004-07-20 | 2005-07-08 | SEMICONDUCTOR COMPONENT HAVING A HIGH-K GATE DIELECTRIC AND METAL GATE ELECTRODE |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/896,124 | 2004-07-20 | ||
US10/896,124 US7148548B2 (en) | 2004-07-20 | 2004-07-20 | Semiconductor device with a high-k gate dielectric and a metal gate electrode |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006019675A1 true WO2006019675A1 (en) | 2006-02-23 |
Family
ID=35159728
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/024489 WO2006019675A1 (en) | 2004-07-20 | 2005-07-08 | A semiconductor device with a high-k gate dielectric and a metal gate electrode |
Country Status (8)
Country | Link |
---|---|
US (1) | US7148548B2 (en) |
EP (1) | EP1790006B1 (en) |
JP (2) | JP4959561B2 (en) |
KR (1) | KR100852387B1 (en) |
CN (2) | CN101036225A (en) |
AT (1) | ATE521985T1 (en) |
TW (1) | TWI304265B (en) |
WO (1) | WO2006019675A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102683208A (en) * | 2011-03-10 | 2012-09-19 | 中国科学院宁波材料技术与工程研究所 | Preparation method of yttrium aluminum oxygen composite oxide high K medium thin film transistor |
US8609522B2 (en) | 2010-03-15 | 2013-12-17 | Commissariat à l'énergie atomique et aux ènergies alternatives | Process for producing a conducting electrode |
DE112008000094B4 (en) * | 2007-03-15 | 2016-09-15 | Intel Corporation | CMOS device with dual epi-channels and self-aligned contacts and manufacturing processes |
Families Citing this family (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7588988B2 (en) | 2004-08-31 | 2009-09-15 | Micron Technology, Inc. | Method of forming apparatus having oxide films formed using atomic layer deposition |
US7494939B2 (en) * | 2004-08-31 | 2009-02-24 | Micron Technology, Inc. | Methods for forming a lanthanum-metal oxide dielectric layer |
US7902058B2 (en) * | 2004-09-29 | 2011-03-08 | Intel Corporation | Inducing strain in the channels of metal gate transistors |
US7829978B2 (en) * | 2005-06-29 | 2010-11-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Closed loop CESL high performance CMOS device |
US7435652B1 (en) * | 2007-03-30 | 2008-10-14 | International Business Machines Corporation | Integration schemes for fabricating polysilicon gate MOSFET and high-K dielectric metal gate MOSFET |
US7763945B2 (en) * | 2007-04-18 | 2010-07-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained spacer design for protecting high-K gate dielectric |
US20080272437A1 (en) * | 2007-05-01 | 2008-11-06 | Doris Bruce B | Threshold Adjustment for High-K Gate Dielectric CMOS |
US8030163B2 (en) * | 2007-12-26 | 2011-10-04 | Intel Corporation | Reducing external resistance of a multi-gate device using spacer processing techniques |
US7763943B2 (en) * | 2007-12-26 | 2010-07-27 | Intel Corporation | Reducing external resistance of a multi-gate device by incorporation of a partial metallic fin |
US8264048B2 (en) * | 2008-02-15 | 2012-09-11 | Intel Corporation | Multi-gate device having a T-shaped gate structure |
US20090206404A1 (en) * | 2008-02-15 | 2009-08-20 | Ravi Pillarisetty | Reducing external resistance of a multi-gate device by silicidation |
US20090206416A1 (en) * | 2008-02-19 | 2009-08-20 | International Business Machines Corporation | Dual metal gate structures and methods |
US7955909B2 (en) * | 2008-03-28 | 2011-06-07 | International Business Machines Corporation | Strained ultra-thin SOI transistor formed by replacement gate |
US8900422B2 (en) * | 2008-04-23 | 2014-12-02 | Intermolecular, Inc. | Yttrium and titanium high-K dielectric film |
US7871915B2 (en) * | 2008-09-26 | 2011-01-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming metal gates in a gate last process |
US8222132B2 (en) * | 2008-11-14 | 2012-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fabricating high-K/metal gate devices in a gate last process |
US8198685B2 (en) * | 2008-12-23 | 2012-06-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistors with metal gate and methods for forming the same |
US8217470B2 (en) * | 2009-02-12 | 2012-07-10 | International Business Machines Corporation | Field effect device including recessed and aligned germanium containing channel |
US7915127B2 (en) * | 2009-07-27 | 2011-03-29 | United Microelectronics Corp. | Manufacturing method of semiconductor device |
KR101634748B1 (en) | 2009-12-08 | 2016-07-11 | 삼성전자주식회사 | method for manufacturing MOS transistor and forming method of integrated circuit using the sime |
US8436404B2 (en) | 2009-12-30 | 2013-05-07 | Intel Corporation | Self-aligned contacts |
TWI536451B (en) | 2010-04-26 | 2016-06-01 | 應用材料股份有限公司 | Nmos metal gate materials, manufacturing methods, and equipment using cvd and ald processes with metal based precursors |
US8729627B2 (en) | 2010-05-14 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel integrated circuit devices |
US8637390B2 (en) * | 2010-06-04 | 2014-01-28 | Applied Materials, Inc. | Metal gate structures and methods for forming thereof |
US8278166B2 (en) | 2010-07-16 | 2012-10-02 | United Microelectronics Corp. | Method of manufacturing complementary metal oxide semiconductor device |
US8481415B2 (en) | 2010-12-02 | 2013-07-09 | International Business Machines Corporation | Self-aligned contact combined with a replacement metal gate/high-K gate dielectric |
US8574990B2 (en) | 2011-02-24 | 2013-11-05 | United Microelectronics Corp. | Method of manufacturing semiconductor device having metal gate |
US8211775B1 (en) | 2011-03-09 | 2012-07-03 | United Microelectronics Corp. | Method of making transistor having metal gate |
US8519487B2 (en) | 2011-03-21 | 2013-08-27 | United Microelectronics Corp. | Semiconductor device |
US8802524B2 (en) | 2011-03-22 | 2014-08-12 | United Microelectronics Corp. | Method of manufacturing semiconductor device having metal gates |
US8519454B2 (en) | 2011-03-30 | 2013-08-27 | International Business Machines Corporation | Structure and process for metal fill in replacement metal gate integration |
US8518811B2 (en) * | 2011-04-08 | 2013-08-27 | Infineon Technologies Ag | Schottky diodes having metal gate electrodes and methods of formation thereof |
US8530980B2 (en) | 2011-04-27 | 2013-09-10 | United Microelectronics Corp. | Gate stack structure with etch stop layer and manufacturing process thereof |
US8841733B2 (en) * | 2011-05-17 | 2014-09-23 | United Microelectronics Corp. | Semiconductor device and method of fabricating the same |
US8704294B2 (en) | 2011-06-13 | 2014-04-22 | United Microelectronics Corp. | Semiconductor device having metal gate and manufacturing method thereof |
US20120319198A1 (en) | 2011-06-16 | 2012-12-20 | Chin-Cheng Chien | Semiconductor device and fabrication method thereof |
US8674452B2 (en) | 2011-06-24 | 2014-03-18 | United Microelectronics Corp. | Semiconductor device with lower metal layer thickness in PMOS region |
US8486790B2 (en) | 2011-07-18 | 2013-07-16 | United Microelectronics Corp. | Manufacturing method for metal gate |
US8580625B2 (en) | 2011-07-22 | 2013-11-12 | Tsuo-Wen Lu | Metal oxide semiconductor transistor and method of manufacturing the same |
US8477006B2 (en) | 2011-08-30 | 2013-07-02 | United Microelectronics Corp. | Resistor and manufacturing method thereof |
US8765588B2 (en) | 2011-09-28 | 2014-07-01 | United Microelectronics Corp. | Semiconductor process |
US8658487B2 (en) | 2011-11-17 | 2014-02-25 | United Microelectronics Corp. | Semiconductor device and fabrication method thereof |
US8709930B2 (en) | 2011-11-25 | 2014-04-29 | United Microelectronics Corp. | Semiconductor process |
US8614123B2 (en) * | 2011-11-28 | 2013-12-24 | Globalfoundries Inc. | Method of forming a semiconductor device by using sacrificial gate electrodes and sacrificial self-aligned contact structures |
US8941184B2 (en) * | 2011-12-16 | 2015-01-27 | International Business Machines Corporation | Low threshold voltage CMOS device |
US8546212B2 (en) | 2011-12-21 | 2013-10-01 | United Microelectronics Corp. | Semiconductor device and fabricating method thereof |
JP2013153074A (en) * | 2012-01-25 | 2013-08-08 | Fujifilm Corp | Method for forming capacitor |
US8796128B2 (en) | 2012-02-07 | 2014-08-05 | International Business Machines Corporation | Dual metal fill and dual threshold voltage for replacement gate metal devices |
US8860135B2 (en) | 2012-02-21 | 2014-10-14 | United Microelectronics Corp. | Semiconductor structure having aluminum layer with high reflectivity |
US8860181B2 (en) | 2012-03-07 | 2014-10-14 | United Microelectronics Corp. | Thin film resistor structure |
US8951855B2 (en) | 2012-04-24 | 2015-02-10 | United Microelectronics Corp. | Manufacturing method for semiconductor device having metal gate |
CN103390547B (en) * | 2012-05-08 | 2016-05-25 | 中芯国际集成电路制造(上海)有限公司 | There is the method for forming semiconductor structure of metal gate electrode layer |
KR101909091B1 (en) | 2012-05-11 | 2018-10-17 | 삼성전자 주식회사 | Semiconductor device and fabricating method thereof |
US8836049B2 (en) | 2012-06-13 | 2014-09-16 | United Microelectronics Corp. | Semiconductor structure and process thereof |
US8896030B2 (en) * | 2012-09-07 | 2014-11-25 | Intel Corporation | Integrated circuits with selective gate electrode recess |
US8803253B2 (en) | 2012-09-11 | 2014-08-12 | Texas Instruments Incorporated | Replacement metal gate process for CMOS integrated circuits |
CN103794486B (en) * | 2012-10-29 | 2016-12-21 | 中芯国际集成电路制造(上海)有限公司 | A kind of method making metal gates |
US8778789B2 (en) * | 2012-11-30 | 2014-07-15 | GlobalFoundries, Inc. | Methods for fabricating integrated circuits having low resistance metal gate structures |
US9054172B2 (en) | 2012-12-05 | 2015-06-09 | United Microelectrnics Corp. | Semiconductor structure having contact plug and method of making the same |
US8735269B1 (en) | 2013-01-15 | 2014-05-27 | United Microelectronics Corp. | Method for forming semiconductor structure having TiN layer |
US9129985B2 (en) | 2013-03-05 | 2015-09-08 | United Microelectronics Corp. | Semiconductor device having metal gate and manufacturing method thereof |
US9023708B2 (en) | 2013-04-19 | 2015-05-05 | United Microelectronics Corp. | Method of forming semiconductor device |
US9184254B2 (en) | 2013-05-02 | 2015-11-10 | United Microelectronics Corporation | Field-effect transistor and fabricating method thereof |
US9159798B2 (en) | 2013-05-03 | 2015-10-13 | United Microelectronics Corp. | Replacement gate process and device manufactured using the same |
US9196542B2 (en) | 2013-05-22 | 2015-11-24 | United Microelectronics Corp. | Method for manufacturing semiconductor devices |
KR20140139340A (en) * | 2013-05-27 | 2014-12-05 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
KR102078187B1 (en) | 2013-05-31 | 2020-02-17 | 삼성전자 주식회사 | Semiconductor device and fabricating method thereof |
US8921947B1 (en) | 2013-06-10 | 2014-12-30 | United Microelectronics Corp. | Multi-metal gate semiconductor device having triple diameter metal opening |
US9064814B2 (en) | 2013-06-19 | 2015-06-23 | United Microelectronics Corp. | Semiconductor structure having metal gate and manufacturing method thereof |
US9384984B2 (en) | 2013-09-03 | 2016-07-05 | United Microelectronics Corp. | Semiconductor structure and method of forming the same |
US9245972B2 (en) | 2013-09-03 | 2016-01-26 | United Microelectronics Corp. | Method for manufacturing semiconductor device |
US20150069534A1 (en) | 2013-09-11 | 2015-03-12 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US9196546B2 (en) | 2013-09-13 | 2015-11-24 | United Microelectronics Corp. | Metal gate transistor |
US9281201B2 (en) | 2013-09-18 | 2016-03-08 | United Microelectronics Corp. | Method of manufacturing semiconductor device having metal gate |
WO2015047731A1 (en) * | 2013-09-27 | 2015-04-02 | Applied Materials, Inc. | Method of enabling seamless cobalt gap-fill |
US9590065B2 (en) * | 2013-12-04 | 2017-03-07 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with metal gate structure comprising work-function metal layer and work-fuction adjustment layer |
US9318490B2 (en) | 2014-01-13 | 2016-04-19 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US9231071B2 (en) | 2014-02-24 | 2016-01-05 | United Microelectronics Corp. | Semiconductor structure and manufacturing method of the same |
CN105826260B (en) * | 2015-01-08 | 2019-01-22 | 中芯国际集成电路制造(上海)有限公司 | The forming method of semiconductor devices |
CN105826263B (en) * | 2015-01-08 | 2018-11-16 | 中芯国际集成电路制造(上海)有限公司 | The forming method of transistor |
CN105826258B (en) * | 2015-01-08 | 2018-10-16 | 中芯国际集成电路制造(上海)有限公司 | The forming method of semiconductor devices |
CN105826259B (en) * | 2015-01-08 | 2019-01-22 | 中芯国际集成电路制造(上海)有限公司 | The forming method of semiconductor devices |
CN105826265B (en) | 2015-01-09 | 2019-05-28 | 中芯国际集成电路制造(上海)有限公司 | The forming method of semiconductor devices |
CN106158649B (en) * | 2015-04-14 | 2020-09-08 | 中芯国际集成电路制造(上海)有限公司 | Method for forming semiconductor structure |
CN105349936B (en) * | 2015-11-11 | 2018-08-14 | 厦门理工学院 | A kind of tungsten surface WAl4-AlN-Al2O3High-temperature insulating coating and preparation method thereof |
CN106847685A (en) * | 2015-12-07 | 2017-06-13 | 中芯国际集成电路制造(上海)有限公司 | The forming method of high-K metal gate transistor |
CN107546179B (en) * | 2016-06-29 | 2020-02-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and manufacturing method thereof |
US10333416B2 (en) * | 2016-09-30 | 2019-06-25 | Semiconductor Components Industries, Llc | System and method for controlling voltage control loop in power converter |
US10840350B2 (en) * | 2016-10-31 | 2020-11-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nanolaminate structure, semiconductor device and method of forming nanolaminate structure |
US10643904B2 (en) * | 2016-11-01 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for forming a semiconductor device and related semiconductor device structures |
JP6778607B2 (en) * | 2016-12-22 | 2020-11-04 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor devices |
US10811320B2 (en) * | 2017-09-29 | 2020-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Footing removal in cut-metal process |
CN109980014B (en) * | 2019-03-26 | 2023-04-18 | 湘潭大学 | Back-grid ferroelectric grid field effect transistor and preparation method thereof |
US20220140104A1 (en) * | 2020-11-04 | 2022-05-05 | Samsung Electronics Co., Ltd. | Semiconductor device and semiconductor apparatus including the same |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5858843A (en) * | 1996-09-27 | 1999-01-12 | Intel Corporation | Low temperature method of forming gate electrode and gate dielectric |
US6083836A (en) * | 1997-12-23 | 2000-07-04 | Texas Instruments Incorporated | Transistors with substitutionally formed gate structures and method |
US20020086504A1 (en) * | 2000-12-29 | 2002-07-04 | Park Dae Gyu | Method of manufacturing semiconductor devices |
US20040142546A1 (en) * | 2003-01-14 | 2004-07-22 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US20040169238A1 (en) * | 2001-06-28 | 2004-09-02 | Chang-Hyun Lee | Non-volatile semiconductor memory devices with a gate electrode having a higher work-function than a polysilicon layer |
US20050079696A1 (en) * | 2003-10-14 | 2005-04-14 | Luigi Colombo | Encapsulated MOS transistor gate structures and methods for making the same |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10125473A (en) * | 1996-10-24 | 1998-05-15 | Tdk Corp | Organic electroluminescent element and manufacture thereof |
JPH10150110A (en) * | 1996-11-15 | 1998-06-02 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
US6063698A (en) * | 1997-06-30 | 2000-05-16 | Motorola, Inc. | Method for manufacturing a high dielectric constant gate oxide for use in semiconductor integrated circuits |
JP3847940B2 (en) * | 1998-02-24 | 2006-11-22 | 株式会社東芝 | Manufacturing method of semiconductor device |
US6261887B1 (en) | 1997-08-28 | 2001-07-17 | Texas Instruments Incorporated | Transistors with independently formed gate structures and method |
US20020197790A1 (en) * | 1997-12-22 | 2002-12-26 | Kizilyalli Isik C. | Method of making a compound, high-K, gate and capacitor insulator layer |
GB2358737A (en) | 1999-03-01 | 2001-08-01 | Nec Corp | Methods for manufacturing a complimentary integrated circuit |
US6255698B1 (en) * | 1999-04-28 | 2001-07-03 | Advanced Micro Devices, Inc. | Separately optimized gate structures for n-channel and p-channel transistors in an integrated circuit |
JP4237332B2 (en) * | 1999-04-30 | 2009-03-11 | 株式会社東芝 | Manufacturing method of semiconductor device |
JP2001176985A (en) * | 1999-12-14 | 2001-06-29 | Mitsubishi Electric Corp | Semiconductor device |
JP2001257344A (en) * | 2000-03-10 | 2001-09-21 | Toshiba Corp | Semiconductor device and manufacturing method of semiconductor device |
US6184072B1 (en) * | 2000-05-17 | 2001-02-06 | Motorola, Inc. | Process for forming a high-K gate dielectric |
JP2002198441A (en) * | 2000-11-16 | 2002-07-12 | Hynix Semiconductor Inc | Method for forming dual metal gate of semiconductor element |
US6475874B2 (en) * | 2000-12-07 | 2002-11-05 | Advanced Micro Devices, Inc. | Damascene NiSi metal gate high-k transistor |
US6544906B2 (en) * | 2000-12-21 | 2003-04-08 | Texas Instruments Incorporated | Annealing of high-k dielectric materials |
US6410376B1 (en) * | 2001-03-02 | 2002-06-25 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate dual-metal CMOS transistors for sub-0.1 μm ULSI integration |
US6365450B1 (en) * | 2001-03-15 | 2002-04-02 | Advanced Micro Devices, Inc. | Fabrication of P-channel field effect transistor with minimized degradation of metal oxide gate |
US6514828B2 (en) * | 2001-04-20 | 2003-02-04 | Micron Technology, Inc. | Method of fabricating a highly reliable gate oxide |
US6420279B1 (en) * | 2001-06-28 | 2002-07-16 | Sharp Laboratories Of America, Inc. | Methods of using atomic layer deposition to deposit a high dielectric constant material on a substrate |
US6573193B2 (en) * | 2001-08-13 | 2003-06-03 | Taiwan Semiconductor Manufacturing Co., Ltd | Ozone-enhanced oxidation for high-k dielectric semiconductor devices |
US6797599B2 (en) * | 2001-08-31 | 2004-09-28 | Texas Instruments Incorporated | Gate structure and method |
JP3746478B2 (en) * | 2001-12-18 | 2006-02-15 | 松下電器産業株式会社 | Manufacturing method of semiconductor device |
US6620713B2 (en) * | 2002-01-02 | 2003-09-16 | Intel Corporation | Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication |
US6696345B2 (en) * | 2002-01-07 | 2004-02-24 | Intel Corporation | Metal-gate electrode for CMOS transistor applications |
US6617209B1 (en) * | 2002-02-22 | 2003-09-09 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
US6617210B1 (en) * | 2002-05-31 | 2003-09-09 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
US6713335B2 (en) * | 2002-08-22 | 2004-03-30 | Chartered Semiconductor Manufacturing Ltd. | Method of self-aligning a damascene gate structure to isolation regions |
US6689675B1 (en) * | 2002-10-31 | 2004-02-10 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
JP4300017B2 (en) * | 2002-11-12 | 2009-07-22 | 富士通株式会社 | Manufacturing method of semiconductor device |
US6709911B1 (en) * | 2003-01-07 | 2004-03-23 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
US6716707B1 (en) * | 2003-03-11 | 2004-04-06 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
US6696327B1 (en) * | 2003-03-18 | 2004-02-24 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
-
2004
- 2004-07-20 US US10/896,124 patent/US7148548B2/en active Active
-
2005
- 2005-07-08 WO PCT/US2005/024489 patent/WO2006019675A1/en active Application Filing
- 2005-07-08 CN CNA2005800244310A patent/CN101036225A/en active Pending
- 2005-07-08 KR KR1020077001572A patent/KR100852387B1/en active IP Right Grant
- 2005-07-08 JP JP2007522546A patent/JP4959561B2/en active Active
- 2005-07-08 EP EP05770566A patent/EP1790006B1/en active Active
- 2005-07-08 CN CN2012103621315A patent/CN102867850A/en active Pending
- 2005-07-08 AT AT05770566T patent/ATE521985T1/en not_active IP Right Cessation
- 2005-07-12 TW TW094123594A patent/TWI304265B/en active
-
2012
- 2012-01-23 JP JP2012011073A patent/JP2012109598A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5858843A (en) * | 1996-09-27 | 1999-01-12 | Intel Corporation | Low temperature method of forming gate electrode and gate dielectric |
US6083836A (en) * | 1997-12-23 | 2000-07-04 | Texas Instruments Incorporated | Transistors with substitutionally formed gate structures and method |
US20020086504A1 (en) * | 2000-12-29 | 2002-07-04 | Park Dae Gyu | Method of manufacturing semiconductor devices |
US20040169238A1 (en) * | 2001-06-28 | 2004-09-02 | Chang-Hyun Lee | Non-volatile semiconductor memory devices with a gate electrode having a higher work-function than a polysilicon layer |
US20040142546A1 (en) * | 2003-01-14 | 2004-07-22 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US20050079696A1 (en) * | 2003-10-14 | 2005-04-14 | Luigi Colombo | Encapsulated MOS transistor gate structures and methods for making the same |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE112008000094B4 (en) * | 2007-03-15 | 2016-09-15 | Intel Corporation | CMOS device with dual epi-channels and self-aligned contacts and manufacturing processes |
US8609522B2 (en) | 2010-03-15 | 2013-12-17 | Commissariat à l'énergie atomique et aux ènergies alternatives | Process for producing a conducting electrode |
CN102683208A (en) * | 2011-03-10 | 2012-09-19 | 中国科学院宁波材料技术与工程研究所 | Preparation method of yttrium aluminum oxygen composite oxide high K medium thin film transistor |
Also Published As
Publication number | Publication date |
---|---|
JP2012109598A (en) | 2012-06-07 |
JP4959561B2 (en) | 2012-06-27 |
KR100852387B1 (en) | 2008-08-14 |
US20060017098A1 (en) | 2006-01-26 |
CN102867850A (en) | 2013-01-09 |
EP1790006A1 (en) | 2007-05-30 |
EP1790006B1 (en) | 2011-08-24 |
JP2008507149A (en) | 2008-03-06 |
ATE521985T1 (en) | 2011-09-15 |
TW200625631A (en) | 2006-07-16 |
KR20070020140A (en) | 2007-02-16 |
US7148548B2 (en) | 2006-12-12 |
TWI304265B (en) | 2008-12-11 |
CN101036225A (en) | 2007-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7148548B2 (en) | Semiconductor device with a high-k gate dielectric and a metal gate electrode | |
US7157378B2 (en) | Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode | |
US7317231B2 (en) | Method for making a semiconductor device having a high-K gate dielectric and a titanium carbide gate electrode | |
US7153734B2 (en) | CMOS device with metal and silicide gate electrodes and a method for making it | |
US7355281B2 (en) | Method for making semiconductor device having a high-k gate dielectric layer and a metal gate electrode | |
US7126199B2 (en) | Multilayer metal gate electrode | |
US7381608B2 (en) | Method for making a semiconductor device with a high-k gate dielectric and a metal gate electrode | |
US7785958B2 (en) | Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode | |
US20060091483A1 (en) | Method for making a semiconductor device with a high-k gate dielectric layer and a silicide gate electrode | |
US20050272191A1 (en) | Replacement gate process for making a semiconductor device that includes a metal gate electrode | |
WO2005112110A1 (en) | A method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode | |
US20060094180A1 (en) | Method for making a semiconductor device with a high-k gate dielectric layer and a silicide gate electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 422/DELNP/2007 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020077001292 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007522546 Country of ref document: JP Ref document number: 200580024431.0 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020077001572 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1020077001292 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020077001572 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005770566 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2005770566 Country of ref document: EP |