WO2004015732A1 - Method and apparatus for bootstrapping a programmable antifuse circuit - Google Patents
Method and apparatus for bootstrapping a programmable antifuse circuit Download PDFInfo
- Publication number
- WO2004015732A1 WO2004015732A1 PCT/US2003/024594 US0324594W WO2004015732A1 WO 2004015732 A1 WO2004015732 A1 WO 2004015732A1 US 0324594 W US0324594 W US 0324594W WO 2004015732 A1 WO2004015732 A1 WO 2004015732A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- steering
- transistor
- gate
- coupled
- voltage
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 5
- 230000009471 action Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003261397A AU2003261397A1 (en) | 2002-08-08 | 2003-08-05 | Method and apparatus for bootstrapping a programmable antifuse circuit |
JP2004527780A JP2005536112A (en) | 2002-08-08 | 2003-08-05 | Method and apparatus for bootstrapping a programmable antifuse circuit |
EP03784943A EP1554743A4 (en) | 2002-08-08 | 2003-08-05 | Method and apparatus for bootstrapping a programmable antifuse circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/216,332 | 2002-08-08 | ||
US10/216,332 US6765427B1 (en) | 2002-08-08 | 2002-08-08 | Method and apparatus for bootstrapping a programmable antifuse circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004015732A1 true WO2004015732A1 (en) | 2004-02-19 |
Family
ID=31714288
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/024594 WO2004015732A1 (en) | 2002-08-08 | 2003-08-05 | Method and apparatus for bootstrapping a programmable antifuse circuit |
Country Status (5)
Country | Link |
---|---|
US (1) | US6765427B1 (en) |
EP (1) | EP1554743A4 (en) |
JP (1) | JP2005536112A (en) |
AU (1) | AU2003261397A1 (en) |
WO (1) | WO2004015732A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9264044B2 (en) | 2014-01-27 | 2016-02-16 | Kabushiki Kaisha Toshiba | Programmable logic circuit and nonvolatile FPGA |
CN113076109A (en) * | 2021-04-08 | 2021-07-06 | 成都安恒信息技术有限公司 | Cross-platform script language deploying method |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7170315B2 (en) | 2003-07-31 | 2007-01-30 | Actel Corporation | Programmable system on a chip |
US7248094B1 (en) * | 2004-11-24 | 2007-07-24 | Actel Corporation | Circuit and method for supplying programming potential at voltages larger than BVDss of programming transistors |
US9620176B2 (en) * | 2015-09-10 | 2017-04-11 | Ememory Technology Inc. | One-time programmable memory array having small chip area |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5194759A (en) * | 1990-05-18 | 1993-03-16 | Actel Corporation | Methods for preventing disturbance of antifuses during programming |
US5537056A (en) * | 1994-09-30 | 1996-07-16 | Actel Corporation | Antifuse-based FPGA architecture without high-voltage isolation transistors |
US5841723A (en) * | 1996-05-28 | 1998-11-24 | Micron Technology, Inc. | Method and apparatus for programming anti-fuses using an isolated well programming circuit |
US5844298A (en) * | 1997-03-28 | 1998-12-01 | Micron Technology, Inc. | Method and apparatus for programming anti-fuses |
Family Cites Families (113)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4255748A (en) | 1979-02-12 | 1981-03-10 | Automation Systems, Inc. | Bus fault detector |
NL8001452A (en) | 1980-03-12 | 1981-10-01 | Philips Nv | SECURE CURRENT MEASUREMENT. |
US4772812A (en) | 1981-07-27 | 1988-09-20 | Data General Corporation | Tri-state output buffer circuit including a capacitor and dynamic depletion mode switching device |
US4717912A (en) | 1982-10-07 | 1988-01-05 | Advanced Micro Devices, Inc. | Apparatus for producing any one of a plurality of signals at a single output |
US4870302A (en) | 1984-03-12 | 1989-09-26 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
US4625313A (en) | 1984-07-06 | 1986-11-25 | Tektronix, Inc. | Method and apparatus for testing electronic equipment |
US4713557A (en) | 1984-09-26 | 1987-12-15 | Xilinx, Inc. | Bidirectional buffer amplifier |
US4706216A (en) | 1985-02-27 | 1987-11-10 | Xilinx, Inc. | Configurable logic element |
US4684830A (en) | 1985-03-22 | 1987-08-04 | Monolithic Memories, Inc. | Output circuit for a programmable logic array |
US4742252A (en) | 1985-03-29 | 1988-05-03 | Advanced Micro Devices, Inc. | Multiple array customizable logic device |
US5225719A (en) | 1985-03-29 | 1993-07-06 | Advanced Micro Devices, Inc. | Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix |
US4638243A (en) | 1985-06-05 | 1987-01-20 | Monolithic Memories, Inc. | Short detector for fusible link array using single reference fuse |
US4638187A (en) | 1985-10-01 | 1987-01-20 | Vtc Incorporated | CMOS output buffer providing high drive current with minimum output signal distortion |
US4718042A (en) | 1985-12-23 | 1988-01-05 | Ncr Corporation | Non-destructive method and circuit to determine the programmability of a one time programmable device |
JPS6341048A (en) | 1986-08-06 | 1988-02-22 | Mitsubishi Electric Corp | Standard cell system large-scale integrated circuit |
US5451887A (en) | 1986-09-19 | 1995-09-19 | Actel Corporation | Programmable logic module and architecture for field programmable gate array device |
US4857774A (en) | 1986-09-19 | 1989-08-15 | Actel Corporation | Testing apparatus and diagnostic method for use with programmable interconnect architecture |
US4758745B1 (en) | 1986-09-19 | 1994-11-15 | Actel Corp | User programmable integrated circuit interconnect architecture and test method |
US5083083A (en) | 1986-09-19 | 1992-01-21 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
JPS63299251A (en) | 1987-05-29 | 1988-12-06 | Toshiba Corp | Manufacture of semiconductor device |
US5046035A (en) | 1987-08-26 | 1991-09-03 | Ict International Cmos Tech., Inc. | High-performance user programmable logic device (PLD) |
US4928023A (en) | 1987-08-27 | 1990-05-22 | Texas Instruments Incorporated | Improved output buffer having reduced noise characteristics |
US5258319A (en) | 1988-02-19 | 1993-11-02 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a MOS type field effect transistor using an oblique ion implantation step |
US4935645A (en) | 1988-03-02 | 1990-06-19 | Dallas Semiconductor Corporation | Fusing and detection circuit |
US4930097A (en) | 1988-12-30 | 1990-05-29 | Intel Corporation | Architecture for an improved performance of a programmable logic device |
US4959561A (en) | 1989-01-04 | 1990-09-25 | Motorola, Inc. | MOS output buffer with reduced supply line disturbance |
US5008855A (en) | 1989-07-18 | 1991-04-16 | Actel Corporation | Method of programming anti-fuse element |
US5400262A (en) | 1989-09-20 | 1995-03-21 | Aptix Corporation | Universal interconnect matrix array |
US4978905A (en) | 1989-10-31 | 1990-12-18 | Cypress Semiconductor Corp. | Noise reduction output buffer |
US5121394A (en) | 1989-12-20 | 1992-06-09 | Bull Hn Information Systems Inc. | Method of organizing programmable logic array devices for board testability |
US5198705A (en) | 1990-05-11 | 1993-03-30 | Actel Corporation | Logic module with configurable combinational and sequential blocks |
US5126282A (en) | 1990-05-16 | 1992-06-30 | Actel Corporation | Methods of reducing anti-fuse resistance during programming |
US5144166A (en) | 1990-11-02 | 1992-09-01 | Concurrent Logic, Inc. | Programmable logic cell and array |
US5367207A (en) * | 1990-12-04 | 1994-11-22 | Xilinx, Inc. | Structure and method for programming antifuses in an integrated circuit array |
US5222066A (en) | 1990-12-26 | 1993-06-22 | Motorola, Inc. | Modular self-test for embedded SRAMS |
US5220213A (en) | 1991-03-06 | 1993-06-15 | Quicklogic Corporation | Programmable application specific integrated circuit and logic cell therefor |
US5122685A (en) | 1991-03-06 | 1992-06-16 | Quicklogic Corporation | Programmable application specific integrated circuit and logic cell therefor |
US5701027A (en) | 1991-04-26 | 1997-12-23 | Quicklogic Corporation | Programmable interconnect structures and programmable integrated circuits |
JP3014164B2 (en) | 1991-05-15 | 2000-02-28 | 沖電気工業株式会社 | Output buffer circuit |
US5221865A (en) | 1991-06-21 | 1993-06-22 | Crosspoint Solutions, Inc. | Programmable input/output buffer circuit with test capability |
US5187392A (en) | 1991-07-31 | 1993-02-16 | Intel Corporation | Programmable logic device with limited signal swing |
US5302546A (en) | 1991-07-31 | 1994-04-12 | Quicklogic Corporation | Programming of antifuses |
US5883850A (en) | 1991-09-03 | 1999-03-16 | Altera Corporation | Programmable logic array integrated circuits |
US5550782A (en) | 1991-09-03 | 1996-08-27 | Altera Corporation | Programmable logic array integrated circuits |
US5260610A (en) | 1991-09-03 | 1993-11-09 | Altera Corporation | Programmable logic element interconnections for programmable logic array integrated circuits |
US5208491A (en) | 1992-01-07 | 1993-05-04 | Washington Research Foundation | Field programmable gate array |
US5220215A (en) | 1992-05-15 | 1993-06-15 | Micron Technology, Inc. | Field programmable logic array with two or planes |
US5300830A (en) | 1992-05-15 | 1994-04-05 | Micron Semiconductor, Inc. | Programmable logic device macrocell with an exclusive feedback and exclusive external input lines for registered and combinatorial modes using a dedicated product term for control |
FR2691307A1 (en) | 1992-05-18 | 1993-11-19 | Lausanne Ecole Polytechnique F | An intermediate circuit between a low voltage logic circuit and a high voltage output stage realized in standard CMOS technology. |
US5272388A (en) | 1992-06-09 | 1993-12-21 | Actel Corporation | High-yield methods for programming antifuses |
US5286922A (en) | 1992-07-14 | 1994-02-15 | Curtiss Thomas E | Fluorescent coated wire |
US5646547A (en) | 1994-04-28 | 1997-07-08 | Xilinx, Inc. | Logic cell which can be configured as a latch without static one's problem |
DE4224804C1 (en) | 1992-07-27 | 1994-01-13 | Siemens Ag | Programmable logic circuitry |
US5317698A (en) | 1992-08-18 | 1994-05-31 | Actel Corporation | FPGA architecture including direct logic function circuit to I/O interconnections |
US5293133A (en) | 1992-08-27 | 1994-03-08 | Quicklogic Corporation | Method of determining an electrical characteristic of an antifuse and apparatus therefor |
GB9223226D0 (en) | 1992-11-05 | 1992-12-16 | Algotronix Ltd | Improved configurable cellular array (cal ii) |
US5300832A (en) | 1992-11-10 | 1994-04-05 | Sun Microsystems, Inc. | Voltage interfacing buffer with isolation transistors used for overvoltage protection |
US5809281A (en) | 1993-03-30 | 1998-09-15 | Altera Corporation | Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM |
JPH0774616A (en) | 1993-07-06 | 1995-03-17 | Seiko Epson Corp | Signal voltage level converting circuit and output buffer circuit |
US5394033A (en) | 1993-09-01 | 1995-02-28 | Lattice Semiconductor Corporation | Structure and method for implementing hierarchical routing pools in a programmable logic circuit |
US5396128A (en) | 1993-09-13 | 1995-03-07 | Motorola, Inc. | Output circuit for interfacing integrated circuits having different power supply potentials |
US5375089A (en) | 1993-10-05 | 1994-12-20 | Advanced Micro Devices, Inc. | Plural port memory system utilizing a memory having a read port and a write port |
US5399920A (en) | 1993-11-09 | 1995-03-21 | Texas Instruments Incorporated | CMOS driver which uses a higher voltage to compensate for threshold loss of the pull-up NFET |
US5365485A (en) | 1993-11-22 | 1994-11-15 | Texas Instruments Incorporated | Fifo with fast retransmit mode |
US5486775A (en) | 1993-11-22 | 1996-01-23 | Altera Corporation | Multiplexer structures for use in making controllable interconnections in integrated circuits. |
US5430687A (en) | 1994-04-01 | 1995-07-04 | Xilinx, Inc. | Programmable logic device including a parallel input device for loading memory cells |
US5689195A (en) | 1995-05-17 | 1997-11-18 | Altera Corporation | Programmable logic array integrated circuit devices |
US5469396A (en) | 1994-06-07 | 1995-11-21 | Actel Corporation | Apparatus and method determining the resistance of antifuses in an array |
TW265489B (en) | 1994-07-20 | 1995-12-11 | Micron Technology Inc | Low-to-high voltage cmos driver circuit for driving capacitive loads |
US5485105A (en) * | 1994-08-01 | 1996-01-16 | Texas Instruments Inc. | Apparatus and method for programming field programmable arrays |
US5606266A (en) | 1994-11-04 | 1997-02-25 | Altera Corporation | Programmable logic array integrated circuits with enhanced output routing |
GB2297409B (en) | 1995-01-27 | 1998-08-19 | Altera Corp | Programmable logic devices |
US5537057A (en) | 1995-02-14 | 1996-07-16 | Altera Corporation | Programmable logic array device with grouped logic regions and three types of conductors |
US5847577A (en) | 1995-02-24 | 1998-12-08 | Xilinx, Inc. | DRAM memory cell for programmable logic devices |
US5850564A (en) | 1995-05-03 | 1998-12-15 | Btr, Inc, | Scalable multiple level tab oriented interconnect architecture |
US5640106A (en) | 1995-05-26 | 1997-06-17 | Xilinx, Inc. | Method and structure for loading data into several IC devices |
US5835165A (en) | 1995-06-07 | 1998-11-10 | Lsi Logic Corporation | Reduction of false locking code words in concatenated decoders |
US5701441A (en) | 1995-08-18 | 1997-12-23 | Xilinx, Inc. | Computer-implemented method of optimizing a design in a time multiplexed programmable logic device |
US5546019A (en) | 1995-08-24 | 1996-08-13 | Taiwan Semiconductor Manufacture Company | CMOS I/O circuit with 3.3 volt output and tolerance of 5 volt input |
US5666322A (en) | 1995-09-21 | 1997-09-09 | Nec Electronics, Inc. | Phase-locked loop timing controller in an integrated circuit memory |
US5815004A (en) | 1995-10-16 | 1998-09-29 | Xilinx, Inc. | Multi-buffered configurable logic block output lines in a field programmable gate array |
US5880492A (en) | 1995-10-16 | 1999-03-09 | Xilinx, Inc. | Dedicated local line interconnect layout |
US5744991A (en) | 1995-10-16 | 1998-04-28 | Altera Corporation | System for distributing clocks using a delay lock loop in a programmable logic circuit |
US5848006A (en) | 1995-12-06 | 1998-12-08 | Nec Corporation | Redundant semiconductor memory device using a single now address decoder for driving both sub-wordlines and redundant sub-wordlines |
US5914906A (en) | 1995-12-20 | 1999-06-22 | International Business Machines Corporation | Field programmable memory array |
US5870586A (en) | 1996-01-31 | 1999-02-09 | Xilinx, Inc. | Configuration emulation of a programmable logic device |
US5744980A (en) | 1996-02-16 | 1998-04-28 | Actel Corporation | Flexible, high-performance static RAM architecture for field-programmable gate arrays |
GB9604496D0 (en) | 1996-03-01 | 1996-05-01 | Xilinx Inc | Embedded memory for field programmable gate array |
US5835998A (en) | 1996-04-04 | 1998-11-10 | Altera Corporation | Logic cell for programmable logic devices |
US5847441A (en) | 1996-05-10 | 1998-12-08 | Micron Technology, Inc. | Semiconductor junction antifuse circuit |
US5852608A (en) | 1996-06-06 | 1998-12-22 | Sun Microsystems, Inc. | Structure and method for bi-directional data transfer between asynchronous clock domains |
US5828538A (en) | 1996-06-21 | 1998-10-27 | Quicklogic Corporation | Power-up circuit for field programmable gate arrays |
US5825201A (en) | 1996-06-21 | 1998-10-20 | Quicklogic Corporation | Programming architecture for a programmable integrated circuit employing antifuses |
US5952847A (en) | 1996-06-25 | 1999-09-14 | Actel Corporation | Multiple logic family compatible output driver |
US6034547A (en) | 1996-09-04 | 2000-03-07 | Advantage Logic, Inc. | Method and apparatus for universal program controlled bus |
US5859544A (en) | 1996-09-05 | 1999-01-12 | Altera Corporation | Dynamic configurable elements for programmable logic devices |
US5880597A (en) | 1996-09-18 | 1999-03-09 | Altera Corporation | Interleaved interconnect for programmable logic array devices |
US5825202A (en) | 1996-09-26 | 1998-10-20 | Xilinx, Inc. | Integrated circuit with field programmable and application specific logic areas |
US5832892A (en) | 1996-10-11 | 1998-11-10 | Yaoita; Yasuhito | Spark ignition internal combustion engine |
US5883526A (en) | 1997-04-17 | 1999-03-16 | Altera Corporation | Hierarchical interconnect for programmable logic devices |
US5828230A (en) | 1997-01-09 | 1998-10-27 | Xilinx, Inc. | FPGA two turn routing structure with lane changing and minimum diffusion area |
US5880598A (en) | 1997-01-10 | 1999-03-09 | Xilinx, Inc. | Tile-based modular routing resources for high density programmable logic device |
US5854763A (en) | 1997-01-31 | 1998-12-29 | Mosaid Technologies Inc. | Integrated circuit with non-binary decoding and data access |
US5821776A (en) | 1997-01-31 | 1998-10-13 | Actel Corporation | Field programmable gate array with mask programmed analog function circuits |
US6011744A (en) | 1997-07-16 | 2000-01-04 | Altera Corporation | Programmable logic device with multi-port memory |
JP3085258B2 (en) | 1997-09-10 | 2000-09-04 | 日本電気株式会社 | Clock signal distribution circuit |
US6034677A (en) | 1997-10-17 | 2000-03-07 | Sony Corporation | Method and apparatus for displaying an electronic program guide |
JPH11205102A (en) | 1998-01-13 | 1999-07-30 | Mitsubishi Electric Corp | Delay synchronization circuit |
US6038627A (en) | 1998-03-16 | 2000-03-14 | Actel Corporation | SRAM bus architecture and interconnect to an FPGA |
US6049487A (en) | 1998-03-16 | 2000-04-11 | Actel Corporation | Embedded static random access memory for field programmable gate array |
US6289068B1 (en) | 1998-06-22 | 2001-09-11 | Xilinx, Inc. | Delay lock loop with clock phase shifter |
US6177844B1 (en) | 1999-01-08 | 2001-01-23 | Altera Corporation | Phase-locked loop or delay-locked loop circuitry for programmable logic devices |
US6826247B1 (en) | 2000-03-24 | 2004-11-30 | Stmicroelectronics, Inc. | Digital phase lock loop |
-
2002
- 2002-08-08 US US10/216,332 patent/US6765427B1/en not_active Expired - Lifetime
-
2003
- 2003-08-05 AU AU2003261397A patent/AU2003261397A1/en not_active Abandoned
- 2003-08-05 JP JP2004527780A patent/JP2005536112A/en active Pending
- 2003-08-05 WO PCT/US2003/024594 patent/WO2004015732A1/en active Application Filing
- 2003-08-05 EP EP03784943A patent/EP1554743A4/en not_active Withdrawn
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5194759A (en) * | 1990-05-18 | 1993-03-16 | Actel Corporation | Methods for preventing disturbance of antifuses during programming |
US5537056A (en) * | 1994-09-30 | 1996-07-16 | Actel Corporation | Antifuse-based FPGA architecture without high-voltage isolation transistors |
US5841723A (en) * | 1996-05-28 | 1998-11-24 | Micron Technology, Inc. | Method and apparatus for programming anti-fuses using an isolated well programming circuit |
US5844298A (en) * | 1997-03-28 | 1998-12-01 | Micron Technology, Inc. | Method and apparatus for programming anti-fuses |
Non-Patent Citations (1)
Title |
---|
See also references of EP1554743A4 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9264044B2 (en) | 2014-01-27 | 2016-02-16 | Kabushiki Kaisha Toshiba | Programmable logic circuit and nonvolatile FPGA |
US9438243B2 (en) | 2014-01-27 | 2016-09-06 | Kabushiki Kaisha Toshiba | Programmable logic circuit and nonvolatile FPGA |
CN113076109A (en) * | 2021-04-08 | 2021-07-06 | 成都安恒信息技术有限公司 | Cross-platform script language deploying method |
CN113076109B (en) * | 2021-04-08 | 2023-07-04 | 成都安恒信息技术有限公司 | Cross-platform script language deployment method |
Also Published As
Publication number | Publication date |
---|---|
JP2005536112A (en) | 2005-11-24 |
EP1554743A4 (en) | 2008-09-03 |
AU2003261397A1 (en) | 2004-02-25 |
US6765427B1 (en) | 2004-07-20 |
EP1554743A1 (en) | 2005-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5099149A (en) | Programmable integrated circuit | |
US6646469B2 (en) | High voltage level shifter via capacitors | |
US5896041A (en) | Method and apparatus for programming anti-fuses using internally generated programming voltage | |
US5537056A (en) | Antifuse-based FPGA architecture without high-voltage isolation transistors | |
CN105470252B (en) | Semiconductor device with a plurality of transistors | |
JP2642912B2 (en) | Integrated control circuit with level shifter for switching electronic switches | |
US20180287600A1 (en) | Output circuit | |
EP0634795A2 (en) | An integrated device having MOS transistors which enable positive and negative voltage swings | |
US20080018365A1 (en) | Coil Load Drive Output Circuit | |
US5341043A (en) | Series linear antifuse array | |
US4829481A (en) | Defective element disabling circuit having a laser-blown fuse | |
US6765427B1 (en) | Method and apparatus for bootstrapping a programmable antifuse circuit | |
US6545892B2 (en) | Semiconductor integrated circuit having logic circuit comprising transistors with lower threshold voltage values and improved pattern layout | |
US5614842A (en) | Semiconductor integrated circuit with buffer circuit and manufacturing method thereof | |
KR100357279B1 (en) | Pull-up circuit and semiconductor device using the same | |
US7683626B2 (en) | Circuit with an arrangement for the detection of an interrupted connecting line | |
JP4727360B2 (en) | Gate circuit of insulated gate semiconductor device | |
US7400185B2 (en) | Circuit and method for supplying programming potential at voltages larger than BVDss of programming transistors | |
US4516123A (en) | Integrated circuit including logic array with distributed ground connections | |
GB2305793A (en) | A tri-state driver and circuit | |
WO2021024643A1 (en) | Semiconductor device | |
KR100304675B1 (en) | Pull up and puu down circuit | |
JPH06216735A (en) | Output circuit | |
EP0647944A2 (en) | Output circuit for multibit-outputting memory circuit | |
KR100389208B1 (en) | Decoder element for producing an output signal with three different potentials and operating method for said decoder element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003784943 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004527780 Country of ref document: JP |
|
WWP | Wipo information: published in national office |
Ref document number: 2003784943 Country of ref document: EP |