WO2003102809A1 - Optimized discrete fourier transform method and apparatus using prime factor algorithm - Google Patents
Optimized discrete fourier transform method and apparatus using prime factor algorithm Download PDFInfo
- Publication number
- WO2003102809A1 WO2003102809A1 PCT/US2003/011097 US0311097W WO03102809A1 WO 2003102809 A1 WO2003102809 A1 WO 2003102809A1 US 0311097 W US0311097 W US 0311097W WO 03102809 A1 WO03102809 A1 WO 03102809A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dft
- processing
- values
- twiddle
- pfa
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
- G06F17/144—Prime factor Fourier transforms, e.g. Winograd transforms, number theoretic transforms
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Discrete Mathematics (AREA)
- Complex Calculations (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03736460A EP1493098A4 (en) | 2002-04-11 | 2003-04-10 | Optimized discrete fourier transform method and apparatus using prime factor algorithm |
AU2003237804A AU2003237804A1 (en) | 2002-04-11 | 2003-04-10 | Optimized discrete fourier transform method and apparatus using prime factor algorithm |
JP2004509826A JP4163178B2 (en) | 2002-04-11 | 2003-04-10 | Optimized discrete Fourier transform method and apparatus using prime factorization algorithm |
KR1020047016242A KR100686992B1 (en) | 2002-04-11 | 2003-04-10 | Optimised discrete fourier transform method and apparatus using prime factor algorithm |
NO20044880A NO20044880L (en) | 2002-04-11 | 2004-11-09 | Method and apparatus which makes use of prime factor algorithm for optimized discrete Fourier transform |
HK05108196A HK1074269A1 (en) | 2002-04-11 | 2005-09-20 | Optimized discrete fourier transform method and apparatus using prime factor algorithm |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/120,971 US6704760B2 (en) | 2002-04-11 | 2002-04-11 | Optimized discrete fourier transform method and apparatus using prime factor algorithm |
US10/120,971 | 2002-04-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003102809A1 true WO2003102809A1 (en) | 2003-12-11 |
Family
ID=28790220
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/011097 WO2003102809A1 (en) | 2002-04-11 | 2003-04-10 | Optimized discrete fourier transform method and apparatus using prime factor algorithm |
Country Status (9)
Country | Link |
---|---|
US (3) | US6704760B2 (en) |
EP (1) | EP1493098A4 (en) |
JP (1) | JP4163178B2 (en) |
KR (2) | KR20050098967A (en) |
CN (2) | CN101149730B (en) |
AU (1) | AU2003237804A1 (en) |
HK (1) | HK1074269A1 (en) |
NO (1) | NO20044880L (en) |
WO (1) | WO2003102809A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006127282A (en) * | 2004-10-29 | 2006-05-18 | Sony Corp | Digital signal processor, digital signal processing method, program and verification device |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6847778B1 (en) * | 1999-03-30 | 2005-01-25 | Tivo, Inc. | Multimedia visual progress indication system |
US20030182342A1 (en) * | 2002-03-25 | 2003-09-25 | Murphy Charles Douglas | Low-cost multiplication in small DFT butterflies |
US20030212722A1 (en) * | 2002-05-07 | 2003-11-13 | Infineon Technologies Aktiengesellschaft. | Architecture for performing fast fourier-type transforms |
TW200602902A (en) * | 2004-07-12 | 2006-01-16 | Benq Corp | Method of calculating FFT |
CN100442272C (en) * | 2005-10-31 | 2008-12-10 | 凌阳科技股份有限公司 | Digital signal processing device |
KR100762281B1 (en) * | 2005-12-08 | 2007-10-01 | 한국전자통신연구원 | Memory address counter and memory control unit for Radix-2-square SDF FFT |
US20070299903A1 (en) * | 2006-06-27 | 2007-12-27 | Nokia Corporation | Optimized DFT implementation |
JP5269911B2 (en) * | 2008-01-31 | 2013-08-21 | クゥアルコム・インコーポレイテッド | DFT calculation device |
US8959133B2 (en) * | 2008-04-18 | 2015-02-17 | Nxp, B.V. | System and method for configurable mixed radix FFT architecture for multimode device |
EP2144172A1 (en) | 2008-07-07 | 2010-01-13 | Mitsubishi Electric R&D Centre Europe B.V. | Computation module to compute a multi radix butterfly to be used in DTF computation |
EP2144173A1 (en) | 2008-07-07 | 2010-01-13 | Mitsubishi Electric R&D Centre Europe B.V. | Hardware architecture to compute different sizes of DFT |
EP2144174A1 (en) | 2008-07-07 | 2010-01-13 | Mitsubishi Electric R&D Centre Europe B.V. | Parallelized hardware architecture to compute different sizes of DFT |
KR20110081971A (en) * | 2008-09-10 | 2011-07-15 | 코-오퍼레이티브 리서치 센터 포 어드밴스드 오토모티브 테크놀로지 리미티드 | Method and device for computing matrices for discrete fourier transform coefficients |
US8438204B2 (en) * | 2008-12-18 | 2013-05-07 | Lsi Corporation | Apparatus for calculating an N-point discrete fourier transform |
KR101183658B1 (en) * | 2008-12-19 | 2012-09-17 | 한국전자통신연구원 | Apparatus and method of executing discrete fourier transform fast |
KR101105399B1 (en) * | 2008-12-22 | 2012-01-17 | 한국전자통신연구원 | Apparatus and method for detecting time synchronization of ofdm system and apparatus for receiving |
US20120131081A1 (en) * | 2010-11-22 | 2012-05-24 | Apple Inc. | Hybrid Fast Fourier Transform |
CN102609396A (en) * | 2012-01-19 | 2012-07-25 | 中国传媒大学 | Discrete Fourier transform processing device and method in data rights management (DRM) system |
US8990281B2 (en) | 2012-09-21 | 2015-03-24 | International Business Machines Corporation | Techniques for improving the efficiency of mixed radix fast fourier transform |
CN105988973B (en) * | 2015-02-13 | 2019-04-19 | 上海澜至半导体有限公司 | Fast Fourier Transform (FFT)/Fast Fourier Transform (FFT) method and circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4156920A (en) * | 1977-06-30 | 1979-05-29 | International Business Machines Corporation | Computer system architecture for performing nested loop operations to effect a discrete Fourier transform |
US4604721A (en) * | 1981-10-13 | 1986-08-05 | Trw Inc. | Computer and method for high speed prime factor transform |
US6351759B1 (en) * | 1999-02-26 | 2002-02-26 | Trw Inc. | Digital channelizer having efficient architecture for discrete fourier transformation and operation thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6014386B2 (en) | 1978-12-25 | 1985-04-12 | 日本電信電話株式会社 | discrete fourier transformer |
GB2084362B (en) | 1980-09-19 | 1984-07-11 | Solartron Electronic Group | Apparatus for performing the discrete fourier transform |
JPH05204810A (en) | 1992-01-29 | 1993-08-13 | Fujitsu Ltd | Telegraphic message communication system |
US6625630B1 (en) | 2000-06-05 | 2003-09-23 | Dsp Group Ltd. | Two cycle FFT |
-
2002
- 2002-04-11 US US10/120,971 patent/US6704760B2/en not_active Expired - Fee Related
-
2003
- 2003-04-10 JP JP2004509826A patent/JP4163178B2/en not_active Expired - Fee Related
- 2003-04-10 WO PCT/US2003/011097 patent/WO2003102809A1/en active Application Filing
- 2003-04-10 AU AU2003237804A patent/AU2003237804A1/en not_active Abandoned
- 2003-04-10 CN CN2007101667737A patent/CN101149730B/en not_active Expired - Fee Related
- 2003-04-10 KR KR1020057016121A patent/KR20050098967A/en not_active Application Discontinuation
- 2003-04-10 KR KR1020047016242A patent/KR100686992B1/en not_active IP Right Cessation
- 2003-04-10 CN CNB038080508A patent/CN100346336C/en not_active Expired - Fee Related
- 2003-04-10 EP EP03736460A patent/EP1493098A4/en not_active Withdrawn
-
2004
- 2004-02-19 US US10/782,035 patent/US7028064B2/en not_active Expired - Fee Related
- 2004-11-09 NO NO20044880A patent/NO20044880L/en not_active Application Discontinuation
-
2005
- 2005-09-20 HK HK05108196A patent/HK1074269A1/en not_active IP Right Cessation
-
2006
- 2006-04-07 US US11/400,566 patent/US7720897B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4156920A (en) * | 1977-06-30 | 1979-05-29 | International Business Machines Corporation | Computer system architecture for performing nested loop operations to effect a discrete Fourier transform |
US4604721A (en) * | 1981-10-13 | 1986-08-05 | Trw Inc. | Computer and method for high speed prime factor transform |
US6351759B1 (en) * | 1999-02-26 | 2002-02-26 | Trw Inc. | Digital channelizer having efficient architecture for discrete fourier transformation and operation thereof |
Non-Patent Citations (1)
Title |
---|
See also references of EP1493098A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006127282A (en) * | 2004-10-29 | 2006-05-18 | Sony Corp | Digital signal processor, digital signal processing method, program and verification device |
JP4687948B2 (en) * | 2004-10-29 | 2011-05-25 | ソニー株式会社 | Digital signal processing apparatus, digital signal processing method and program, and authentication apparatus |
Also Published As
Publication number | Publication date |
---|---|
CN1647066A (en) | 2005-07-27 |
CN101149730A (en) | 2008-03-26 |
EP1493098A1 (en) | 2005-01-05 |
KR20050098967A (en) | 2005-10-12 |
KR100686992B1 (en) | 2007-02-27 |
NO20044880L (en) | 2005-01-03 |
EP1493098A4 (en) | 2009-11-11 |
US20060184598A1 (en) | 2006-08-17 |
US20040162867A1 (en) | 2004-08-19 |
CN101149730B (en) | 2010-06-23 |
JP4163178B2 (en) | 2008-10-08 |
CN100346336C (en) | 2007-10-31 |
KR20040097339A (en) | 2004-11-17 |
JP2005522804A (en) | 2005-07-28 |
US7028064B2 (en) | 2006-04-11 |
US7720897B2 (en) | 2010-05-18 |
US6704760B2 (en) | 2004-03-09 |
HK1074269A1 (en) | 2005-11-04 |
US20030195911A1 (en) | 2003-10-16 |
AU2003237804A1 (en) | 2003-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7720897B2 (en) | Optimized discrete fourier transform method and apparatus using prime factor algorithm | |
US7870176B2 (en) | Method of and apparatus for implementing fast orthogonal transforms of variable size | |
KR101162649B1 (en) | A method of and apparatus for implementing fast orthogonal transforms of variable size | |
CA2318449C (en) | Pipelined fast fourier transform processor | |
Chiper et al. | Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST | |
CN110765709B (en) | FPGA-based base 2-2 fast Fourier transform hardware design method | |
US20050015420A1 (en) | Recoded radix-2 pipeline FFT processor | |
KR20030094213A (en) | Method and apparatus for effectively performing linear transformations | |
US5034910A (en) | Systolic fast Fourier transform method and apparatus | |
CN1685309A (en) | Computationally efficient mathematical engine | |
US6658441B1 (en) | Apparatus and method for recursive parallel and pipelined fast fourier transform | |
CN100547580C (en) | Be used to realize the method and apparatus of the fast orthogonal transforms of variable-size | |
Cheng et al. | Low-cost fast VLSI algorithm for discrete Fourier transform | |
CN113568851A (en) | Method for accessing a memory and corresponding circuit | |
EP1076296A2 (en) | Data storage for fast fourier transforms | |
WO2004017154A2 (en) | Reduced complexity fast hadamard transform and find-maximum mechanism associated therewith | |
KR100576520B1 (en) | Variable fast fourier transform processor using iteration algorithm | |
Chang et al. | Hardware-efficient implementations for discrete function transforms using LUT-based FPGAs | |
Ganesh et al. | Implementation of a high-speed pipelined FFT processor using dadda multipliers to process two independent data streams | |
KR100416641B1 (en) | The Calculation Methods and Cricuits for High-Speed FFT on Programmable Processors | |
WO2005052798A1 (en) | Interleaving memory | |
CA2451167A1 (en) | Pipelined fft processor with memory address interleaving |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003736460 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038080508 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020047016242 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004509826 Country of ref document: JP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020047016242 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2003736460 Country of ref document: EP |