WO2002101829A1 - Method for forming a wafer level chip scale package, and package formed thereby - Google Patents

Method for forming a wafer level chip scale package, and package formed thereby Download PDF

Info

Publication number
WO2002101829A1
WO2002101829A1 PCT/SG2002/000118 SG0200118W WO02101829A1 WO 2002101829 A1 WO2002101829 A1 WO 2002101829A1 SG 0200118 W SG0200118 W SG 0200118W WO 02101829 A1 WO02101829 A1 WO 02101829A1
Authority
WO
WIPO (PCT)
Prior art keywords
accordance
layer
conductors
predetermined distance
chip scale
Prior art date
Application number
PCT/SG2002/000118
Other languages
French (fr)
Other versions
WO2002101829A8 (en
Inventor
Romeo Emmanuel P. Alvarez
John Briar
Hwee Seng Jimmy Chew
Original Assignee
Advanpack Solutions Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanpack Solutions Pte Ltd filed Critical Advanpack Solutions Pte Ltd
Priority to AU2002309459A priority Critical patent/AU2002309459A1/en
Publication of WO2002101829A1 publication Critical patent/WO2002101829A1/en
Publication of WO2002101829A8 publication Critical patent/WO2002101829A8/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/1308—Plural core members being stacked
    • H01L2224/13082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354—Coating
    • H01L2224/1357—Single coating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01018—Argon [Ar]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A layer of gold (405) is disposed on upper surfaces (225) of copper pillars (210) on a bumped wafer (205). Coating material (410) is then applied to a level which is less than the height of the copper pillars (210), and etchant is disposed to remove coating material on the layer of gold (405) and to remove coating material (410) adhering to side surfaces of the copper pillars (210). Solder balls (405) are then disposed on the ends of the copper pillars (210), with the copper pillars (210) protruding into the solder balls (405). In an alternative embodiment, solder balls are first attached to the free ends of the copper pillars and coating material applied to encapsulate the solder balls and the copper pillars on the semiconductor wafer. An etchant is then used to remove a portion of the coating material, substantially exposing the solder balls.

Description

METHOD FOR FORMING A WAFER LEVEL CHIP SCALE PACKAGE, AND PACKAGE FORMED THEREBY
Field of the Invention
The present invention relates to forming a wafer level chip scale package, and more particularly to forming a wafer level chip scale package that avoids mechanical grinding.
Background of the Invention
With a need for smaller semiconductor packages, there are now processes for packaging of semiconductor integrated circuits or dies at the wafer level. Such processes are commonly and collectively referred to as wafer level chip scale packaging, and the resultant package is referred to as a wafer level chip scale package (WL-CSP).
With reference to FIGS. 1 and 2A-E, an example of a wafer level chip scale packaging process 100 is now described. After components, circuitry and pads have been fabricated on a wafer 205 by processes, as will be known to one skilled in the art, the packaging process 100 starts 105 with providing 110 the wafer 205 with metal pillars 210 formed on the die pads 212, or under bump material. FIG. 2A shows the wafer 205 with the metal pillars 210 formed on the die pads 212.
US patent application Serial No. 09/564,382 by Francisca Tung, filed on April 27, 2000, titled "Improved Pillar Connections For Semiconductor Chips and Method Of Manufacture", and Continuation- In-Part US patent application Serial No. 09/843,248 by Francisca Tung, filed on April 26, 2001 titled "Improved Pillar Connections For Semiconductor Chips and Method Of Manufacture", and assigned to a common assignee as this patent application, teaches forming at least some of such pillar structures as described herein. These patent applications are incorporated herein by reference. A layer of coating material 215, such as mold compound, encapsulant epoxy, such as underfill coating material, or photo imageable material, such as benzocyclobutene (BCB) or polyimide, is then applied 115 over the wafer 205, with the metal pillars 210 covered by the coating material 215, as shown in FIG. 2B. The layer of coating material 215 is applied with a spin coating process. Typically, two layers of material each with a thickness of about 40-50 micrometers or microns (μm) are applied to produce the resulting layer of coating material 215 with a thickness of about 100 μm. The coating material should be no more than 10 μm thick on the layer of gold 210, and the layer of coating material 215 is then cured.
After curing, the excess coating material on the copper pillars 210 is ground 120 away using mechanical grinding, employing abrasive compounds on grinding machines, by Okamoto Corporation of USA or Kemet International Limited of the UK, and using a poromeric polishing pad. Grinding 120 continues until the excess coating material is removed and the upper surfaces 220 of the copper pillars 210 are exposed. The ground wafer is shown in FIG. 2C.
Next a layer of gold 225 is formed 125 on the upper surfaces 220 by, for example, electroplating, as shown in FIG. 2D; and solder balls 230 are attached 130 to the layer of gold 225. Equipment by manufacturers including OKI, Casio, Fujitsu, all of Japan can be used to attach the solder balls. It will be appreciated by those skilled in the art that a subsequent reflow process causes the solder balls 230 to melt and adhere to the layer of gold 225. The wafer level packaging process 100 then ends 135. After the process 100, the bumped wafer 235 is diced to singulate the WL-CSPs.
During the grinding step 120, the wafer 205 is subjected to severe mechanical stress, and can result in micro-cracks in the wafer. Hence, a disadvantage of the process of making WL-CSPs using mechanical grinding is the potential of adverse reliability caused by micro-cracks. Another disadvantage of mechanical grinding is that grinding is slow. Yet another disadvantage is the need to invest in grinding equipment and an associated supply of grinding consumables.
Since only the upper surfaces of the layer of gold are exposed, the surface area of the gold layer to which the solder balls 230 can adhere is limited. Hence, another disadvantage is the limited surface area of the layer of gold to which the solder balls can adhere, as this can adversely affect the reliability of the WL-CSP.
The spin coating process is slow, and in addition, two spin coating operations are required to obtain a coating with the required thickness. In addition, the spin coating process wastes approximately 85% of the coating material that is disposed on the wafer 205. Therefore, still another disadvantage of the process described is the use of spin coating, which is both slow and expensive.
Brief Summary of the Invention
The present invention seeks to provide a method for forming a wafer level chip scale package and a package formed thereby, which overcomes or at least reduces the abovementioned problems of the prior art.
Accordingly, in one aspect, the present invention provides a method for forming a wafer level chip scale semiconductor package, the method comprising the steps of: a) providing a semiconductor wafer having a surface with a plurality of pads, wherein each of the pads has a conductor extending a first predetermined distance away from the surface; b) forming a layer of conductive etch resistant material on free ends of the conductors; c) disposing electrically insulating material on the surface of the semiconductor wafer, wherein the layer of electrically insulating material has an exposed surface a second predetermined distance from the surface of the semiconductor wafer, wherein the second predetermined distance is less than the first predetermined distance, and wherein portions of the electrically insulating material are disposed on the layer of conductive etch resistant material and on side surfaces of at least some of the conductors; and d) removing substantially all the portions of the electrically insulating material disposed on the layer of conductive etch resistant material and on the side surfaces of the at least some of the conductors. In another aspect, the present invention provides a wafer level chip scale package comprising: a semiconductor die having a plurality of pads on a surface; conductors coupled to and extending a first predetermined distance from the plurality of pads; an etch resistant layer on free ends of the conductors; a layer of insulation on the surface, the layer of insulation having an exposed surface a second predetermined distance from the surface, wherein the second predetermined distance is less than the first predetermined distance; and reflowable material adhering to the etch resistant layer and to at least portions of side surfaces of substantially all of the conductors.
In yet another aspect the present invention provides a method for forming a wafer level chip scale semiconductor package, the method comprising the steps of: a) providing a semiconductor wafer having a surface with a plurality of pads, wherein each of the pads has a conductor extending a first predetermined distance away from the surface; b) disposing reflowable material on free ends of the conductors; c) disposing electrically insulating material on the surface of the semiconductor wafer, wherein the layer of electrically insulating material has an exposed surface a second predetermined distance from the surface of the semiconductor wafer, wherein the second predetermined distance is greater than the first predetermined distance; and d) selectively removing at least a portion of the electrically insulating material such that the exposed surface is a third predetermined distance from the semiconductor wafer, wherein the third predetermined distance is greater than the first predetermined distance and less than the second predetermined distance.
In still another aspect the present invention provides a wafer level chip scale package comprising: a semiconductor die having a plurality of pads on a surface; conductors coupled to and extending a first predetermined distance from the surface of the semiconductor die; reflowable material attached to the free ends of the conductors; and a layer of insulation on the surface of the semiconductor die and surrounding the conductors, the layer of insulation having an exposed surface a second predetermined distance from the surface of the semiconductor die, wherein the second predetermined distance is greater than the first predetermined distance.
Brief Description of the Drawings
An embodiment of the present invention will now be fully described, by way of example, with reference to the drawings of which: FIG. 1 shows a flowchart detailing a process for forming a WL- CSP in accordance with the prior art;
FIG. 2A-E shows cross-sectional views of the WL-CSP being formed in accordance with the process in FIG. l; FIG. 3 shows a flowchart detailing a process for forming a WL-
CSP in accordance with the present invention; FIG. 4A-E shows cross-sectional views of the WL-CSP being formed in accordance with the process in FIG. 3;
FIG. 5-7 show enlarged cross-sectional views of a portion of the WL-CSP being formed in FIG. 4C-E; FIG. 8 shows a cross-sectional view of film placed on the semiconductor wafer as part of enhancing the process in FIG. 3
FIG. 9 shows a flowchart detailing an alternate process for forming a WL-CSP in accordance with the present invention;
FIG. 10A-D shows cross-sectional views of a WL-CSP being formed in accordance with the process in FIG. 9; and
FIG. 11-12 show enlarged cross-sectional views of a portion of the WL-CSP being formed in FIG. 10C-D.
Detail Description of the Drawings
A layer of gold is disposed on upper surfaces of copper pillars on a wafer. Coating material is then applied on the wafer with an extrusion process, where the coating material forms a layer at a lower level relative to the height of the copper pillars, leaving the copper pillars protruding above the upper surface of the coating material. Etchant is disposed to remove the portions of coating material on the layer of gold and the portions of coating material adhering to side surfaces of the protruding copper pillars. Solder deposits are then disposed on the layer of gold on the copper pillars, and the assembly is reflowed. The solder deposits form balls on the layer of gold on the copper pillars, with the copper pillars protruding into the solder balls. Hence, the solder balls adhere to the layer of gold and in addition, the solder balls advantageously also adhere to the side surface of the copper pillars. With reference to FIG. 3 and FIGS. 4A-E, a process 300 of forming a WL-CSP in accordance with the present invention, starts 305 with providing 310 a semiconductor wafer 205 with copper pillars 210 extending from die pads 212 on the semiconductor wafer 205, as shown in FIG. 4A. As mentioned earlier, US patent application Serial No. 09/564,382 by Francisca Tung, filed on April 27, 2000, titled "Improved Pillar Connections For Semiconductor Chips and Method Of Manufacture", and Continuation-In-Part US patent application Serial No. 09/843,248 by Francisca Tung, filed on April 26, 2001 titled "Improved Pillar Connections For Semiconductor Chips and Method Of Manufacture", and assigned to a common assignee as the present patent application, teaches forming at least some of such pillar structures as described herein. These patent applications are incorporated herein by reference.
A layer of gold 405 is then formed 315 on the upper surfaces 225 of the copper pillars 210, as shown in FIG. 4B. The layer of gold 405 is often referred to as gold flash, and can be formed using deposition, as will be known to one skilled in the art. The layer of gold provides a conductive etch resistant layer to prevent the copper pillars from being etched by etchant in a subsequent etching process.
Alternatively, a layer of nickel can be first formed on the upper surfaces 225 of the copper pillars 210, and a layer of gold formed on the layer of nickel. The layer of nickel forms a barrier to prevent diffusion of gold unto the copper, in the event the etching process removes portions of the layer of gold and/ or diffusion of the gold into the copper pillars 210, leaves the copper pillars 210 exposed. When the layer of nickel is used, then the reference "405" in the drawings refers to the two layers of nickel and gold forming a conductive etch resistant layer. Yet another alternative is forming a layer of solder on the upper surfaces 225 of the copper pillars 210, where the layer of solder provides a conductive etch resistant layer to prevent the copper pillars 210 from being etched by etchant in the subsequent etching process. In addition, the layer of solder advantageously enhances the wetting angle when subsequently attaching solder balls to the layer of solder on the copper pillars 210. Next, with reference to FIG. 4C, coating material is applied 320 in fluid form on the semiconductor wafer 205 to form a layer of coating 410 which has an upper surface which is lower relative to the height of the copper pillars 210. Consequently, the copper pillars 210 with the layer of gold 405 protrudes away from the layer of coating material 410. Ideally, the layer of coating material 410 is lower by 20-30 μm. The layer of coating material 410 is formed using an extrusion process. This is accomplished with equipment such as MicroE from FAS Technologies of Dallas, Texas, USA. The coating material used can also comprise APS epoxy Wafer Coating Underfill (WCU), Dexter's underfill epoxy or any photo imageable coating material. With the MicroE extrusion coating equipment and the APS WCU epoxy, the equipment settings include POH rate 115 micro-liters (μl) per second, shuttle velocity 2.5 millimeter (mm), coating gap 125 μm, and extrusion head shim of 0.2 mm.
With the extrusion coating process 80-90% of the coating material that is dispensed forms the layer of coating 410, and a single dispense can produce the layer of coating 410 with the required thickness. In addition the extrusion coating process can dispense the coating material having a desired thickness to a tolerance of 2%. Extrusion coating is typically employed in the production of flat panel displays.
Hence, the present invention, as described, advantageously forms a layer of coating material on a semiconductor wafer more quickly and with less wastage than the spin coating process, and with the required thickness with a single application.
The layer of coating 410 can also be formed using known spin coating processes, however, the spin coating process must be controlled to produce the layer of coating 410 having a predetermined thickness. For example, the quantity of coating material that is disposed on the semiconductor wafer 205, the type of coating material used, and the speed and duration at which the semiconductor wafer 205 is spun, can be selected to produce the layer of coating material 410 having the desired thickness. An example is a Spin Coater machine by SITE of the USA, which applies a coating of BCB or polyimide or epoxy based coating material. The setting for the spin coating machine includes first coating speed of 1500 revolutions per minute (rpm) for a period of 30 seconds; and second coating speed of 1800 rpm for 20 seconds, to coat 30-40 μm layer of coating material.
Another method forming the layer of coating 410 is using a molding process in conjunction with a Teflon film, similar to that taught in US patent 5,891,384 assigned to Apic Yamada Corporation of
Japan, which is incorporated by reference.
After applying the layer of coating material 410, the semiconductor wafer is then heated to cure the layer of coating 410.
The heat is applied at a temperature of 350 °C for 45 to 60 minutes in a nitrogen (N2) environment. Typically, an oven with a controlled nitrogen chamber is used for curing.
FIG. 5 shows an enlarged sectional view of one of the copper pillars 210 with the layer of gold 405, after the layer of coating 410 has been formed. Portions 505 of the cured layer of coating material 410 adhere to the upper surface 510 of the gold layer 405, and portions
515 of the cured coating material 410 adhere to side surfaces 520 of the copper pillars 210.
Subsequently, etchant is applied to the coated surface of the semiconductor wafer 205 to etch 330 away the portions 505 and 515 of the cured layer of coating material 410 on the gold layers 405 and on the side surfaces 505 of the copper pillars 210. FIG. 4D shows the semiconductor wafer 205 after etching, and FIG. 6 shows an enlarged side sectional view of one of the copper pillars 210 with the layer of gold, with the portions 505 and 515 of the cured layer of coating material 410 on the gold layers 405 and on the side surfaces 505 of the copper pillars 210, are etched away. When plasma etching is employed the plasma etchant comprises a gas composition of 5% CF4, 90% O2, 5% Ar, with a power setting of 400 watts for a duration of 15 minutes. Alternatively, deflashing equipment such as laser deflashers or media deflashers, that are typically used for leadframe and mold deflashing, may be adapted and used to remove the portions 505 and 515 of the cured layer of coating material 410 on the gold layers 405 and on the side surfaces 505 of the copper pillars 210. An example of a media deflasher is that manufactured by Fujiseiki of Japan. The present invention advantageously forms a layer of coating material having relatively smaller portions that need to be removed, thus allowing etching to be used and avoiding the need for mechanical grinding.
With reference to FIG. 4E, after etching 330, solder balls attached to the copper pillars 210, and the semiconductor wafer 205 is reflowed 345. The process 300 then ends 355.
FIG. 7 shows an enlarged sectional view of one of the solder balls 415 attached to the copper pillars 210 after reflow. The copper pillar 210 with the layer of gold 405 protrudes into the solder ball 415, and the solder adheres to the surface 510 of the layer of gold 405. In addition, the solder adheres to the side surfaces 520 of the copper pillar 210.
The present invention, as described, advantageously allows solder to adhere to the layer of gold and the side surfaces of the copper pillar resulting in a stronger mechanical joint and a more reliable electrical connection.
With reference to FIG. 8 an additional cleaning step can be used prior to etching 330 to enhance the efficiency of the etching process. After the applying 320 the coating material 410 on the semiconductor
® wafer 205, but prior to curing the coating material 410, Teflon film 805 is placed over the semiconductor wafer 210, and pressure applied to force the Teflon film against the semiconductor wafer 210. The ®
Teflon film 805 is then removed, taking with it the uncured portions
505 of the coating material on the upper surfaces 510 of the layer of gold 405. Subsequently, this leaves less of the cured portions 505 and 515 of the coating material that need to be removed by the etching process 330.
® Teflon film is also known as release film, which is more commonly used in molding. When the layer of coating is formed by a molding process in conjunction with release film, the release film prevents the mold compound from getting on the surface 510 of the layer of gold 405 and also on the side surfaces 520 of the copper pillar 210, during the molding process. Examples of release film that can be used to aid cleaning uncured portions of coating material is release film by 3M of the USA. The release film can be applied manually.
Alternatively, laser cleaning can be employed to clean away the uncured portions of coating material on the layer of gold 405. Laser cleaning is known to one skilled in the art, and an example of laser cleaning equipment that may be utilized is that manufactured by Advanced Systems Automation Limited (ASA) of Singapore.
As is known, the precision of an etching processes is dependent on a variety pf process parameters that include: the particular etching process employed; the enchant used; the coating material to be etched; the amount of coating material to be etched; etc. When etching a layer of coating material having a thickness of 10 microns, an etching process having a precision of much less than 10 microns is required. A figure of merit is defined as follows:
(Target thickness of layer to be etched) /(Precision of etching process) which for a reliable result must be >> 1.
For example, with a target thickness of 10 microns and where an etching process having a precision of 5 microns is employed, the figure of merit yields 2. In contrast, when an alternative etching process having a precision of 2 microns is employed, the figure of merit is 5. Clearly, the later etching process is more desirable. When an etching process having a precision of 50 microns is employed, with the target thickness of 10 microns, the figure of merit is << 1. Here, there is the risk of the etchant completely removing the layer of coating material from the surface of the semiconductor die 205. Hence, when an etching process having a precision of 50 microns is employed, an alternate embodiment of the present invention, as will be described below can be used.
In accordance with the alternate embodiment, a layer of gold is disposed on upper surfaces of copper pillars on a wafer, and solder balls attached to the layer of gold on the copper pillars, and the assembly reflowed. Coating material is then applied on the wafer with an extrusion process until the solder balls are submerged in coating material. After the coating material is cured, etchant is then disposed to remove a portion of the layer of coating material, such that the solder balls are substantially exposed. Due to the large amount of coating material that needs to be removed by etching, an etching process with reduced precision can advantageously be employed. For example, with a solder ball diameter of 300 microns, the target thickness is set to 250 microns, and with an etching process having a reduced precision of 50 microns, the figure of merit is »1. Thus, an etching process having a reduced precision can advantageously be employed, without adversely affecting the reliability of the resultant WL-CSP.
With reference to FIG. 9 and FIGS. 10A-D, a process 900, in accordance with the alternate embodiment of the present invention, starts 905 with providing 910 a semiconductor wafer 205 with copper pillars 210 extending from die pads 212 on the semiconductor wafer 205, as shown in FIG. 10A. References were provided earlier as to the formation of the pillars on the semiconductor wafer 205, and the same references apply here. Solder balls 1005, are then disposed 915 on the free ends of the copper pillars 210, and after a reflow process 920, the solder balls 1005 adhere to the copper pillars 210, as shown in FIG. 10B.
For proper adhesion and reliable coupling between the solder balls 1005 and the copper pillars 210, as is known, it is important that the surface of the copper pillars 210 do not have a layer of oxide thereon, prior to attaching the solder balls 1005 thereto. As copper tends to oxidize relatively quickly when exposed to ambient air, one method of providing a suitable surface for the solder is to dispose a layer of gold on the upper surface 225 of the copper pillars 210 prior to attaching the solder balls 1005. The layer of gold is often referred to as gold flash, and can be formed using deposition, as will be known to one skilled in the art. As gold is not as prone to oxidation as copper, the layer of gold provides an oxide free surface for the solder balls to adhere to. Alternatively, a layer of solder can be formed on the upper surface
225 of the copper pillars 210 prior to attaching the solder balls 1005. In addition, the layer of solder provides a surface for solder balls to adhere to, and advantageously enhances the wetting angle when subsequently attaching solder balls to the layer of solder on the copper pillars 210.
Next, with reference to FIG. 10C, coating material is applied 925 in fluid form on the semiconductor wafer 205 to form a layer of coating 1010 having a predetermined thickness, such that the solder balls 1005 are submerged in the layer of coating material 1010. The layer of coating material 1010 is applied using an extrusion coating process followed by curing. This can be accomplished with equipment such as MicroE from FAS Technologies of Dallas, Texas, USA. The coating material used is APS epoxy Wafer Coating Underfill (WCU), Dexter's underfill epoxy or any photo imageable coating material. With the MicroE extrusion coating equipment and the APS WCU epoxy, the equipment settings include POH rate 115 micro-liters (μl) per second, shuttle velocity 2.5 millimeter (mm), coating gap 125 μm, and extrusion head shim of 0.2 mm.
With the extrusion coating process 80-90% of the coating material that is dispensed forms the layer of coating 1010, and a single dispense can produce the layer of coating 410 with the required thickness. In addition, the extrusion coating process can dispense the coating material having a desired thickness to a tolerance of 2%.
Subsequently, after the layer of coating material 1010 is cured, etchant is applied to the coated surface of the semiconductor wafer 205 to etch 930 away a portion of the cured layer of coating material 1010, to produce the etched semiconductor wafer 205, as shown in FIG. 10D. With reference to FIG. 11, for example, when the copper pillar 210 has a diameter of 250 microns, and the solder ball 1005 a diameter of 300 microns, then the target thickness for the etching process is set to 250 microns, when the etching process has a precision of 50 microns. Hence, the thickness of the coating material 1010 that will be removed by etching will be between 200 and 300 microns. This means that the solder balls 1005 will either be completely exposed or partially exposed, but a sufficient portion of the solder ball 1005 is exposed to allow the solder ball 1005 to subsequently mount the WL-CSP, reliably.
With reference to FIG. 12, height of the copper pillar 210 is a predetermined distance 1205 as measured from the surface 207 of the semiconductor die 205 to the top of the copper pillar 210. The thickness of the layer of coating material is another predetermined distance 1210, as measured from the surface 207 of the semiconductor die 205 to the top of the layer of coating material 1010. The thickness of the resultant layer of coating material 1010 after etching is a distance 1215, that is greater than the height of the copper pillar 210, as represented by the distance 1205, but less than the thickness of the layer of coating material, prior to etching, as represented by the distance 1210, as measured from the surface 207 of the semiconductor die 205
When plasma etching is employed the plasma etchant comprises a gas composition of 5% CF4, 90% O2, 5% Ar, with a power setting of 400 watts for a duration of 15 min minutes. After etching 930 the process 900 ends 935. The etching process may cause a layer of oxide to form on the surface of the solder balls 1005. A subsequent reflow step can then be performed to melt the solder balls 1005, to cause an oxide free surface to reform on the solder balls 1005. Alternatively, deflashing equipment such as laser deflashers or media deflashers, that are typically used for leadframe and mold deflashing, may be adapted and used to remove the portion of the cured layer of coating material 1010, to produce the etched semiconductor wafer 205, as shown in FIG. 10D. An example of a media deflasher is that manufactured by Fujiseiki of Japan.
Hence, the present invention, as described, advantageously forms a layer of coating material on a semiconductor wafer more quickly and with less wastage than the spin coating process, and with the required thickness using a single application. An additional advantage of the alternate embodiment of the present invention, as described, is that the joint between the solder ball and copper pillar is formed prior to application of the coating material. Consequently, contamination of the surfaces of the copper pillars, with or without a layer of gold, by the coating material is avoided. A further advantage of the alternate embodiment is that the subsequent application of the coating material, after the joints between the solder balls and the copper pillars is formed, seals the joints within the layer of coating material, thereby improving the reliability of the WL-CSP. The layer of coating 1010 can also be applied using known spin coating processes, however, the spin coating process must be controlled to produce the layer of coating 1010 having the predetermined thickness. For example, as mentioned before, the quantity of coating material that is disposed on the semiconductor wafer 205, the type of coating material used, and the speed and duration at which the semiconductor wafer 205 is spun, can be selected to produce the layer of coating material 1010 having the desired thickness. Another method for forming the layer of coating 1010 is by using a molding process in conjunction with a Teflon film, similar to that taught in US patent 5,891,384 assigned to Apic Yamada Corporation of Japan. After applying the layer of coating material 1010, the semiconductor wafer 205 is heated to cure the layer of coating 1010. The heat is applied at a temperature of 350 °C for 45 to 60 minutes in a nitrogen (N2) environment. Typically, an oven with a controlled nitrogen chamber is used for curing. Hence, the present invention, as described, produces a WL-CSP without subjecting the semiconductor wafer to mechanical grinding. In addition, the joint between the solder balls and the copper pillars are more reliable.
This is accomplished by forming an etch resistant conductive layer on pillar bumps on a semiconductor wafer, disposing a layer of coating material on the wafer with the bumps extending through and protruding from the surface of the layer of coating material. Subsequently, portions of the coating material on the top and the sides of the bumps are etched away, and solder balls attached to the exposed portion of the bumps.
In an alternate embodiment, the solder balls are attached to pillar bumps on a semiconductor wafer, and the bumps and the solder balls are encapsulated in a layer of coating material. Subsequently, a portion of the layer of coating material is etched away to substantially expose the solder balls.
Therefore, the present invention provides a method for forming a wafer level chip scale package and package formed thereby, which overcomes or at least reduces the abovementioned problems of the prior art.
It will be appreciated that although only one particular embodiment of the invention has been described in detail, various modifications and improvements can be made by a person skilled in the art without departing from the scope of the present invention.

Claims

Claims
1. A method for forming a wafer level chip scale semiconductor package, the method comprising the steps of: a) providing a semiconductor wafer having a surface with a plurality of pads, wherein each of the pads has a conductor extending a first predetermined distance away from the surface; b) forming a layer of conductive etch resistant material on free ends of the conductors; c) disposing electrically insulating material on the surface of the semiconductor wafer, wherein the layer of electrically insulating material has an exposed surface a second predetermined distance from the surface of the semiconductor wafer, wherein the second predetermined distance is less than the first predetermined distance, and wherein portions of the electrically insulating material are disposed on the layer of conductive etch resistant material and on side surfaces of at least some of the conductors; and d) removing substantially all the portions of the electrically insulating material disposed on the layer of conductive etch resistant material and on the side surfaces of the at least some of the conductors.
2. A method in accordance with claim 1 further comprising the steps of: e) disposing reflowable material on the conductive etch resistant layer on the free ends of the conductors; and f) reflowing the semiconductor wafer causing the reflowable material to adhere to the conductive etch resistant layer and at least some of the side surfaces of the conductors.
3. A method in accordance with claim 1 wherein step (b) comprises the step of depositing the conductive etch resistant material on the free ends of the conductors.
4. A method in accordance with claim 3 wherein step (b) comprises the step of depositing gold.
5. A method in accordance with claim 3 wherein step (b) comprises the step of depositing solder.
6. A method in accordance with claim 3 wherein step (b) comprises the step of depositing a layer of nickel, and subsequently depositing a layer of gold on the layer of nickel.
7. A method in accordance with claim 1 wherein step (b) comprises the step of plating etch resistant material on the free ends of the conductors.
8. A method in accordance with claim 1 wherein step (c) comprises the step of dispensing the electrically insulating material with an extrusion coating process.
9. A method in accordance with claim 1 wherein step (c) comprises a single extruding step.
10. A method in accordance with claim 1 wherein step (c) comprises the step of spin coating the layer of electrically insulating material on the surface of the semiconductor wafer.
11. A method in accordance with claim 10 wherein step (c) comprises the step of spin coating one of the coating materials from the group including underfill coating materials and photo imageable materials.
12. A method in accordance with claim 1 wherein step (c) comprises the step of molding the layer of electrically insulating material on the surface of the semiconductor wafer using release film.
13. A method in accordance with claim 1 wherein step (d) comprises the step of plasma etching.
14. A method in accordance with claim 1 wherein step (d) comprises the step of employing at least one laser for etching.
15. A method in accordance with claim 1 wherein step (d) comprises the step of employing a media deflasher for etching.
16. A method in accordance with claim 1 wherein step (e) comprises the step of printing deposits of solder.
17. A method in accordance with claim 1 further comprising, after step (c) and before step (d), the step of curing the electrically insulating material.
18. A method in accordance with claim 17, after step (c) and before the step of curing the electrically insulating material, comprising the step of cleaning the portions of the electrically insulating material disposed on the layer of conductive etch resistant material.
19. A method in accordance with claim 18 wherein the step of cleaning comprises the step of: applying release film on the layer of conductive etch resistant material; and removing the release film.
20. A method in accordance with claim 18 wherein the step of cleaning comprises the step of laser cleaning.
21. A wafer level chip scale package comprising: a semiconductor die having a plurality of pads on a surface; conductors coupled to and extending a first predetermined distance from the surface of the semiconductor die; an etch resistant layer on free ends of the conductors; a layer of insulation on the surface, the layer of insulation having an exposed surface a second predetermined distance from the surface of the semiconductor die, wherein the second predetermined distance is less than the first predetermined distance; and reflowable material attached to the etch resistant layer and to at least portions of side surfaces of substantially all of the conductors.
22. A wafer level chip scale package in accordance with claim 21 wherein the conductors comprise copper conductors.
23. A wafer level chip scale package in accordance with claim 22 wherein each of the copper conductors comprise a plurality of plated copper layers.
24. A wafer level chip scale package in accordance with claim 21 wherein the etch resistant layer comprises a layer of gold.
25. A wafer level chip scale package in accordance with claim 21 wherein the etch resistant layer comprises a layer of nickel with a layer of gold thereon.
26. A wafer level chip scale package in accordance with claim 25 wherein the thickness of the layer of gold is less than the difference between the first predetermined distance and the second predetermined distance.
27. A wafer level chip scale package in accordance with claim 21 wherein the layer of insulation comprises a material selected from the group including mold compound, encapsulant epoxy, underfill coating, and photo imageable material, such as benzocyclobutene (BCB) or polyimide.
28. A wafer level chip scale package in accordance with claim 21 wherein the reflowable material comprises solder.
29. A wafer level chip scale package in accordance with claim 28 wherein the solder comprises eutectic solder.
30. A method for forming a wafer level chip scale semiconductor package, the method comprising the steps of: a) providing a semiconductor wafer having a surface with a plurality of pads, wherein each of the pads has a conductor extending a first predetermined distance away from the surface; b) disposing reflowable material on free ends of the conductors; c) disposing electrically insulating material on the surface of the semiconductor wafer, wherein the layer of electrically insulating material has an exposed surface a second predetermined distance from the surface of the semiconductor wafer, wherein the second predetermined distance is greater than the first predetermined distance; and d) selectively removing at least a portion of the electrically insulating material such that the exposed surface is a third predetermined distance from the semiconductor wafer, wherein the third predetermined distance is greater than the first predetermined distance and less than the second predetermined distance.
31. A method in accordance with claim 30 further comprising the step of: e) reflowing the semiconductor wafer causing the reflowable material to melt and reform a surface having reduced oxide thereon.
32. A method in accordance with claim 30 after step (a) and before step (b) comprising the step of depositing conductive etch resistant material on the free ends of the conductors, and wherein step (b) comprises the step of disposing reflowable material on the etch resistant material.
33. A method in accordance with claim 32 wherein the step of depositing conductive etch resistant material comprises the step of depositing gold.
34. A method in accordance with claim 30 after step (a) and before step (b) comprising the step of plating etch resistant material on the free ends of the conductors.
35. A method in accordance with claim 30 wherein step (b) comprises the step of printing deposits of reflowable material on the free ends of the conductors.
36. A method in accordance with claim 30 wherein step (b) comprises the step of printing solder on the free ends of the conductors.
37. A method in accordance with claim 30 wherein step (b) comprises the step of attaching solder balls to the free ends of the conductors.
38. A method in accordance with claim 30 after step (b) comprising the step of reflowing the semiconductor wafer.
39. A method in accordance with claim 30 wherein step (c) comprises the step of dispensing the electrically insulating material using an extrusion coating process.
40. A method in accordance with claim 30 wherein step (c) comprises a single dispensing step.
41. A method in accordance with claim 30 wherein step (c) comprises the step of spin coating the layer of electrically insulating material on the surface of the semiconductor wafer.
42. A method in accordance with claim 41 wherein step (c) comprises the step of spin coating a material selected from the group consisting of underfill coating materials and photo imageable materials.
43. A method in accordance with claim 30 wherein step (c) comprises the step of molding the layer of electrically insulating material on the surface of the semiconductor wafer using release film.
44. A method in accordance with claim 30 wherein step (d) comprises the step of plasma etching.
45. A method in accordance with claim 30 wherein step (d) comprises the step of employing at least one laser.
46. A method in accordance with claim 30 wherein step (d) comprises the step of employing a media deflasher.
47. A method in accordance with claim 30 further comprising, after step (c) and before step (d), the step of curing the electrically insulating material.
48. A method in accordance with claim 30, after step (b) and before step (d) comprising the step of cleaning the semiconductor wafer.
49. . A method in accordance with claim 48 wherein the step of cleaning comprises the step of laser cleaning.
50. A wafer level chip scale package comprising: a semiconductor die having a plurality of pads on a surface; conductors coupled to and extending a first predetermined distance from the surface of the semiconductor die; reflowable material attached to the free ends of the conductors; and a layer of insulation on the surface of the semiconductor die and surrounding the conductors, the layer of insulation having an exposed surface a second predetermined distance from the surface of the semiconductor die, wherein the second predetermined distance is greater than the first predetermined distance.
51. A wafer level chip scale package in accordance with claim 50 further comprising an etch resistant layer between the free ends of the conductors and the reflowable material.
52. A wafer level chip scale package in accordance with claim 50 wherein the conductors comprise copper conductors.
53. A wafer level chip scale package in accordance with claim 52 wherein the copper conductors comprise a plurality of plated copper layers.
54. A wafer level chip scale package in accordance with claim 51 wherein the etch resistant layer comprises a layer of gold.
55. A wafer level chip scale package in accordance with claim 51 wherein the etch resistant layer comprises a layer of solder.
56. A wafer level chip scale package in accordance with claim 50 wherein the layer of insulation comprises a material selected from the group including mold compound, encapsulant epoxy, underfill coating, and photo imageable material, such as benzocyclobutene (BCB) or polyimide.
58. A wafer level chip scale package in accordance with claim 50 wherein the reflowable material comprises solder.
59. A wafer level chip scale package in accordance with claim 58 wherein the solder comprises eutectic solder.
PCT/SG2002/000118 2001-06-13 2002-06-12 Method for forming a wafer level chip scale package, and package formed thereby WO2002101829A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002309459A AU2002309459A1 (en) 2001-06-13 2002-06-12 Method for forming a wafer level chip scale package, and package formed thereby

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
SG200103485 2001-06-13
SG200103485-9 2001-06-13
SG200107810 2001-12-10
SG200107810-4 2001-12-10

Publications (2)

Publication Number Publication Date
WO2002101829A1 true WO2002101829A1 (en) 2002-12-19
WO2002101829A8 WO2002101829A8 (en) 2004-04-08

Family

ID=26665229

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SG2002/000118 WO2002101829A1 (en) 2001-06-13 2002-06-12 Method for forming a wafer level chip scale package, and package formed thereby

Country Status (3)

Country Link
CN (1) CN1315187C (en)
AU (1) AU2002309459A1 (en)
WO (1) WO2002101829A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102489810B (en) * 2011-12-23 2013-07-31 哈尔滨工业大学 Method for self-assembling micro-electromechanical system (MEMS) based on solder ball laser remelting process
CN104425291A (en) * 2013-08-30 2015-03-18 吴勇军 Micron-order semiconductor device packaging method and formed packaging structure
CN109411422A (en) * 2016-11-27 2019-03-01 卢卫征 Wafer level packaging with radiator structure
CN113200514B (en) * 2021-04-28 2023-07-14 华南农业大学 Silicon-based eutectic bonding structure, micromechanical device, packaging structure and preparation method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995031006A1 (en) * 1994-05-05 1995-11-16 Siliconix Incorporated Surface mount and flip chip technology
WO1998052225A1 (en) * 1997-05-13 1998-11-19 Chipscale, Inc. An electronic component package with posts on the active surface
US5904496A (en) * 1997-01-24 1999-05-18 Chipscale, Inc. Wafer fabrication of inside-wrapped contacts for electronic devices
US6103552A (en) * 1998-08-10 2000-08-15 Lin; Mou-Shiung Wafer scale packaging scheme

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5818697A (en) * 1997-03-21 1998-10-06 International Business Machines Corporation Flexible thin film ball grid array containing solder mask

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995031006A1 (en) * 1994-05-05 1995-11-16 Siliconix Incorporated Surface mount and flip chip technology
US5904496A (en) * 1997-01-24 1999-05-18 Chipscale, Inc. Wafer fabrication of inside-wrapped contacts for electronic devices
WO1998052225A1 (en) * 1997-05-13 1998-11-19 Chipscale, Inc. An electronic component package with posts on the active surface
US6103552A (en) * 1998-08-10 2000-08-15 Lin; Mou-Shiung Wafer scale packaging scheme

Also Published As

Publication number Publication date
CN1315187C (en) 2007-05-09
WO2002101829A8 (en) 2004-04-08
AU2002309459A1 (en) 2002-12-23
CN1486509A (en) 2004-03-31

Similar Documents

Publication Publication Date Title
US6732913B2 (en) Method for forming a wafer level chip scale package, and package formed thereby
US6550666B2 (en) Method for forming a flip chip on leadframe semiconductor package
US9013037B2 (en) Semiconductor package with improved pillar bump process and structure
US6510976B2 (en) Method for forming a flip chip semiconductor package
US6734568B2 (en) Semiconductor device and method of manufacturing the same
US6190940B1 (en) Flip chip assembly of semiconductor IC chips
US8227295B2 (en) IC die having TSV and wafer level underfill and stacked IC devices comprising a workpiece solder connected to the TSV
US7611040B2 (en) Method for forming solder bump and method for mounting semiconductor device using a solder powder resin composition
KR100545008B1 (en) Semiconductor element and a producing method for the same, and a semiconductor device and a producing method for the same
US6924171B2 (en) Bilayer wafer-level underfill
US6228681B1 (en) Flip chip having integral mask and underfill providing two-stage bump formation
US9564364B2 (en) Semiconductor device, semiconductor package, method for manufacturing semiconductor device, and method for manufacturing semiconductor package
US6921860B2 (en) Microelectronic component assemblies having exposed contacts
US9508594B2 (en) Fabricating pillar solder bump
US6204089B1 (en) Method for forming flip chip package utilizing cone shaped bumps
US6426241B1 (en) Method for forming three-dimensional circuitization and circuits formed
US20130161813A1 (en) Semiconductor device, semiconductor package, and method for manufacturing semiconductor device
WO2000077843A1 (en) Semiconductor package, semiconductor device, electronic device and production method for semiconductor package
US20040130034A1 (en) Method for forming a wafer level chip scale package
KR101667855B1 (en) Method of manufacturing semiconductor device pepackage
WO2002101829A1 (en) Method for forming a wafer level chip scale package, and package formed thereby
US20060275951A1 (en) Microelectronic assemblies having low profile connections
JP4440494B2 (en) Manufacturing method of semiconductor device
KR100691000B1 (en) Method for fabricating wafer level package
US20240006371A1 (en) Semiconductor device interconnect structure

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 028037995

Country of ref document: CN

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: IN PCT GAZETTE 51/2002 UNDER (30) REPLACE "0103485-9" BY "200103485-9" AND "0107810-4" BY "200107810-4"

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP