WO2002082537A1 - High frequency integrated circuit (hfic) microsystems assembly and method for fabricating the same - Google Patents
High frequency integrated circuit (hfic) microsystems assembly and method for fabricating the same Download PDFInfo
- Publication number
- WO2002082537A1 WO2002082537A1 PCT/FI2002/000297 FI0200297W WO02082537A1 WO 2002082537 A1 WO2002082537 A1 WO 2002082537A1 FI 0200297 W FI0200297 W FI 0200297W WO 02082537 A1 WO02082537 A1 WO 02082537A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- hfic
- substrate
- assembly
- chip
- insulator
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6627—Waveguides, e.g. microstrip line, strip line, coplanar line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6688—Mixed frequency adaptations, i.e. for operation at different frequencies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
- H01L2924/1423—Monolithic Microwave Integrated Circuit [MMIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15158—Shape the die mounting substrate being other than a cuboid
- H01L2924/15162—Top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1903—Structure including wave guides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1903—Structure including wave guides
- H01L2924/19033—Structure including wave guides being a coplanar line type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- This invention relates to high frequency integrated circuit (HFIC) microsystems assembly comprising a substrate, a chip, signal paths for power and HF- signals and a grounding structure.
- high frequency is referred to broadband applications and, e.g., frequencies above five gigahertz (5 GHz), in particular.
- the invention deals also with the method for fabricating the same.
- HFIC microsystems assembly In addition to ground and transmission lines one has to provide power and additionally, e.g., distribution of control signals, devided power and ground planes.
- a new type of HFIC microsystems assembly must represent is a clear extension to the formation of HFIC circuitry on chip.
- Typical MIC layouts are inherently simple in structure while highly integrated compact MMICs have complex structures.
- HFIC high frequency integrated circuit
- a silicon-on- insulator wafer is used, being suitable for prototyping and small scale production.
- electroforming in particular extends the scope of this invention to mass production, being cost effective manufacturing alternative for low frequency systems as well.
- This invention has the advantage of integral passive component integration, through postprocessing of ICs and/or embedding filters, inductors, etc. within the assembly. Postprocessed ICs are mounted in the same manner as non-postprocessed ICs.
- hermetic cover is used due to the fact that moisture absorbtion may be a problem at higher frequencies (in 10's of GHz) but even in a few GHz range.
- the proposed HFIC assembly allows effective hermetic sealing and minimizes electrical discontinuities and transmission losses.
- FIG. 1 depicts the functional part of the third substrate with a chip installed therein according to one embodiment
- FIG. 2 depicts the functional part of the first substrate seen from the non- protruding side according to another embodiment
- FIG. 3 depicts the functional part of the second substrate seen from the non- protruding side according to another embodiment
- FIG. 4 depicts the adhesion layer applied to the functional part of the second substrate according to another embodiment
- FIG. 5A is a cross sectional view of a transmission line at the chip end according to another embodiment
- FIG. 5B is a cross sectional view of a transmission line at the connector end according to another embodiment
- FIG. 6A is a cross sectional view of the common ground at the chip end according to another embodiment
- FIG. 6B is a cross sectional view of the connection of the transmission line at the chip end according to another embodiment
- FIG. 7 A and FIG. 7B are an exploded axonometric view of the HFIC assembly according to another embodiment
- FIG. 8 is a cross sectional view of the HFIC assembly in a conventional microwave package structure according to another embodiment
- FIG. 9 is a cross sectional view of the HFIC subassembly embedded in a
- FIG. 10 is a cross sectional view of the HFIC assembly as a PCB board according to another embodiment
- FIG. 11 is cross-sectional side view illustrating process steps to apply photolithography process, etching process and metal deposition process on a silicon wafer to form the first substrate according to another embodiment
- FIG.12A and FIG.12B are cross-sectional side views illustrating process steps to apply photolithography process, etching process and metal deposition process on a silicon-on-insulator (SOI) wafer to form the second substrate according to another embodiment
- FIG.13 A and FIG.13B are cross-sectional side views illustrating process steps to apply photolithography process, etching process and metal deposition process on insulator to form the first substrate according to another embodiment
- FIG.14A and FIG.14B are cross-sectional side views illustrating process steps to apply photolithography process, etching process and metal deposition process on insulator to form the second substrate according to another embodiment
- FIG.15A and FIG.15B are cross-sectional side views illustrating process steps to apply thermal and mechanical molding process and metal deposition process on conductive or nonconductive polymer with insulator substrate to form the first substrate according to another embodiment
- FIG.16A and FIG.16B are cross-sectional side views illustrating process steps to apply thermal and mechanical molding process, etching process and metal deposition process on conductive or nonconductive polymer with insulator substrate to form the second substrate according to another embodiment;
- High frequency integrated circuit (HFIC) assembly may be used, e.g. in a conventional microwave package assembly or high performance subassembly in a printed circuit board (PCB) or it may itself form a PCB like structure, which eliminates most hazardous materials from the assembly process making it an environmentally friendly alternative for IC assembly purposes.
- This assembly may contain one or more chips and it can be single or multilevel structure.
- FIGS. 1 through 7 shows how one HFIC chip assembly can be formed
- FIGS. 8 through 10 shows how HFIC assembly can be realized in a conventional microwave package structure, as a subassembly in a PCB board or can be realized as a PCB board itself.
- FIGS. 1 through 3 presents main parts of the assembly, which contains a
- FIG. 1 shows the functional part 102 of the third substrate 101 and a HFIC chip 103.
- FIG. 2 shows the functional part 202 of the first substrate 201.
- FIG. 3 shows the functional part 302 of the second substrate 301.
- the first and third substrates are made into two separate parts.
- the first and the third substrates can be made into one or several parts.
- Each of the first, second and third substrates consists of a base part and a functional part.
- the third substrate 101 consists of an octagonal base part (e.g. 300-2000 um thick) and it is deposited with a layer of metal, for instance copper (e.g. 0.5-3 um thick) to form a functional part 102.
- a metal plate can be used and then there is no need for metal deposition.
- the octagonal shape or preferably rounded shape is optimal when the lengths of transmission lines can be the shortest possible for minimum transmission loss. Rectangular or any other shapes can still be used.
- the functional part 202 of the first substrate 201 has a thru-hole cavity 205 and a protruding common ground area 204 and non-protruding area 203 (e.g. 50-300um down).
- Metal layer e.g. copper, is uniformly deposited onto the functional part.
- a typical thickness for the base part of the first substrate is in range of 300-600 um.
- the second substrate 301 is slightly larger than the first substrate
- FIG. 3 depicts a functional part 302 of the second substrate 301 with conducting signal paths matching a specific chip.
- HF high frequency
- the typical thickness of the transmission lines at the functional part is preferably in the range of 40- 1000 um (generally 20-3000 um). All the signal paths and groundings are conductive and they are naturally isolated from each other.
- the power 305 lines are connected conventionally (inset). Naturally the pattern may be designed to avoid any wire-bonding on the substrate.
- the assembly has a minimum of two substrates, however two functional substrates may consist of two or more sub-substrates.
- two functional substrates may consist of two or more sub-substrates.
- a multi-level structure consists of three or more substrates, which is inherently fully hermetic and characteristically called for in very high frequency applications.
- FIG. 4 depicts one way to treat the surface of the functional part 302 of the second substrate 302, so that the high frequency chip 103 and the functional part 202 of the first substrate 201 can be mechanically and electrically connected to the functional part 302 of the second substrate 301.
- Subject 401 is a mask, which has thru-hole openings 404 and 403 on the solid part 402. Subject 401 is aligned to cover the functional part 302 of the second substrate 301.
- Conductive adhesive material e.g. conductive epoxy polymer can be applied thru the thru-hole openings of the subject 401 onto the functional part 302 of the second substrate 301.
- connection methods including soldering, welding, metallic bonding, etc. can also be used to establish the mechanical and electrical connection described above. Similar connection method is used to connect the base part of the first substrate 201 to the functional part 102 of the third substrate 101.
- FIG. 5A depicts low loss high frequency transmission line structure used at the chip end.
- Subject 502 is the base part of the second substrate 501.
- the functional part of the second substrate 501 comprises of the conductive ground lines 503 and conductive high frequency signal line 504.
- Subject 506 is the base part of the first substrate 509.
- the functional part of the first substrate 509 is comprised of a flat surface with a trench 508 in it.
- the whole first substrate 509 forms a conductive unit, e.g. with a metal layer 505 covering the whole unit.
- the functional part of the first substrate 509 is aligned, and is then mechanically and electrically connected to the functional part of the second substrate 501.
- Conductive ground lines 503 on the functional part of the second substrate 501 now form a common ground with whole first substrate 509. It is essential that the conducters on the second substrate have high aspect ratios but trenches on the first substrate may be fabricated by wet etching to form V-grooves (dotted line 511).
- Subject 507 is the base part of the third substrate 510.
- the functional part of the third substrate is a conductive flat surface, which is aligned, and is then mechanically and electrically connected to the base part of the first substrate.
- FIG. 5B depicts low loss high frequency transmission line structure at the connector end.
- Subject 502 is the base part of the second substrate 501.
- the functional part of the second substrate 501 comprises of conductive high frequency signal line 504.
- Subject 506 is the base part of the first substrate 509.
- the functional part of the first substrate 509 is comprised of a flat surface.
- the whole first substrate 509 forms a conductive unit, e.g. with a metal layer 505 covering the whole unit.
- the functional part of the first substrate 509 is aligned, and is then mechanically and electrically connected to the functional part of the second substrate 501 through conductive ground lines 503, which is not shown in FIG. 5B.
- Subject 507 is the base part of the third substrate 510.
- the functional part of the third substrate is conductive flat surface, which is aligned, and is then mechanically and electrically connected to the base part of the first substrate.
- Transition is made from the trapped CPW-structure (FIG. 5A) to the inverted microstrip line (FIG 5B) at a certain distance from the chip. Usually this distance is about one third of the total length of the transmission line.
- the CPW-structure makes possible the pad width reduction in size, e.g., to 10 um, when typically 200 - 400 um and HFICs 50 - 75 um.
- the inverted microstrip is formed with widening conductor 504 on the second substrate 502 and widening trench 508 on the first substrate 509. The final width of the conductor 504 at the edge of the assembly depends on the width of the point of contact, e.g. a connector pin 804 in FIG. 8.
- FIGS. 6A and 6B illustrate the chip 609 placement between the first substrate 601, the second substrate 605, and the third substrate 606. Respective reference numbers used in Figs. 5a and 5b are in brackets.
- FIG. 6 A illustrates the connection from one ground contact pad 610 of the
- Subject 602 is the base part of the second substrate 601 (501).
- the common ground line 603 (503) of the functional part of the second substrate 601 is aligned, and is then mechanically and electrically connected with the common ground on chip 609 through the contact pad 610.
- Subject 604 is the protruding common ground area of the first substrate 605 (509).
- the whole first substrate 605 forms a conductive unit, e.g. with a metal layer covering the whole unit.
- the protruding common ground area 604 of the functional area of the first substrate 605 is aligned, and is then mechanically and electrically connected with the common ground line 603 of the second substrate 601.
- Subject 608 is the base part of the third substrate 606 (510).
- the whole third substrate 606 forms a conductive unit, e.g. with a metal layer covering the whole unit.
- the functional area of the third substrate 606 is aligned, and is then mechanically and electrically connected with the common ground of the base of the first substrate 605.
- FIG. 6B illustrates the connection from one HF-signal or power contact pad
- Subject 602 is the base part of the second substrate 601.
- the HF-signal or power line 611 (504) of the functional part of the second substrate 601 is aligned, and is then mechanically and electrically connected with the respective HF-signal or power contact pad on chip 609 through the contact pad 612.
- the air in the cavity 615 (513) forms the best possible dielectric insulator for the signal paths.
- Subject 613 (506) is the non- protruding common ground area of the first substrate 605.
- the whole first substrate 605 forms a conductive unit, e.g. with a metal layer covering the whole unit.
- the functional area of the first substrate 605 is aligned, and is then mechanically and electrically connected with the second substrate 601, which is not shown in FIG. 6B.
- Subject 608 is the base part of the third substrate 606.
- the whole third substrate 606 forms a conductive unit, e.g. with a metal layer covering the whole unit.
- the functional area of the third substrate 606 is aligned, and is then mechanically and electrically connected with the common ground of the base of the first substrate 605.
- One way of bonding is presented in inset.
- the pads 614 increase connection pressure.
- the pads are comparable to chip pads in size.
- the conductors 603 and 611 extend beyond the cavity of the chip 609, when they are facing the respective pads 610, 612.
- the air gap 616 at the chip face forms the best possible dielectric insulator.
- FIGS. 7A and 7B depict an axonometric view of the HFIC assembly. They illustrate the first substrate 702 (509), the second substrate 701 (501) and the third substrate 703 (510) and the HFIC chip 709 (609) being aligned, and then mechanically and electrically connected together following the description in FIG. 5A through FIG. 6B. In order to expose the points of contacts, the second substrate 701 is larger than the first substrate 702 and the third substrate 703.
- subject 704 is the base part of the second substrate 701.
- Subjects 706 are the HF-signal lines. Subjects 705 are the power or control lines. Subjects 707 (503) and 708 (506, 503) depict the common ground area. Subject 709 is the HFIC chip. Subject 710 depicts protruding common ground area of the first substrate 702. Subject 711 depicts non-protruding common ground area of the first substrate 702. Subject 703 depicts the third substrate. The planar surfaces of subjects 707, 708 and 710, respectively are aligned and connected together. Substrates 702 and 703 are aligned and connected similarly.
- subject 704 is the base part of the second substrate 701. Subjects
- Subjects 705 are the power or control lines.
- Subjects 707 and 708 depict the common ground area.
- Subject 709 is the HFIC chip.
- Subject 710' depicts protruding common ground area of the second substrate 702.
- Subject 711' depicts non- protruding common ground area of the first substrate 702.
- the protruding common ground area, subject 710' is aligned and connected together with subject 711'.
- Subject 703 depicts the third substrate.
- the protruding subjects 710 (Fig 7a) and 710' (Fig 7b) raise surfaces of the subjects 711 and 711' from the signal paths 705, 706.
- Three level substrate presented here is etched in two stages. During the first stage the common ground areas 710' are formed and during the second stage the level of the conductors 705, 706, 708 is formed.
- FIG. 8 illustrates a conventional microwave case structure, wherein the
- the case 801 has connectors 802 on its walls.
- the cover 803 is not presented, but the enclosed structure is very essential for the common ground.
- the first substrate 806 and the third substrate 809 are a part of the common ground of the case 801.
- Subject 805 is the second substrate.
- Subject 804 is a pin of the connector 802 on the wall of a microwave case structure 801.
- Subject 810 is the HFIC chip.
- Subject 807 is the non-protruding common ground area of the first substrate 806.
- Subject 808 is the protruding common ground area of the first substrate 806.
- FIG.9 depicts that the High Frequency Integrated Circuit (HFIC) assembly is installed onto the PCB board.
- subject 909 is printed circuit board (PCB).
- Subject 907 is the conductive connection to high frequency signal or power on the PCB board.
- Subject 908 is the conductive connection to the common ground on the PCB board.
- Subject 905 is a high frequency integrated circuit chip.
- Subject 904 is the third substrate of HFIC assembly, while subject 902 is the first substrate.
- Subject 901 is the base part of the second substrate.
- subject 906 is the transmission line for high frequency signal or power and subject 903 is the common ground line. This technology is applicable also for lower frequencies and provides environmentally friendly manufacturing.
- FIG.10 depicts that printed circuit board (PCB) directly serves as the second substrate of the High Frequency Integrated Circuit (HFIG) assembly.
- High frequency integrated circuits 102, 103 and 104 are directed installed onto the PCB board without additional packaging.
- PCB board substrate 101 serves as the base parts for the second substrates of HFIC assemblies.
- Subjects 106 and 107 are the transmission lines on the PCB board for high frequency signals or power/control.
- Subjects 105 are the common ground lines.
- Subject 108 is the second substrate of HFIC assemblies, comprising PCB board and the conductive lines on the PCB board.
- Subject 109 is the first substrate and subject 110 is the third substrate of HFIC assemblies.
- HFIC high frequency integrated circuit
- low frequency circuit MEMS component
- opto-electronic integrated circuit optical transmission line or optical fiber assembly.
- the invention enables also integration of passive components either discreatelly or integrally.
- This invention removes the limitation of circuit pads at periphery of a chip and known methods of joining a microworld (chip) to a macroworld (PCB). The chip pads and the chip itself may be reduced in size remarkably.
- This invention makes the post processing of HFIC very advantageous.
- the following embodiments detail three sets of different fabrication techniques to make the first substrate and the second substrate for HFIC assembly.
- the third substrate can be made the same way as the first substrate.
- the first set of fabrication techniques uses a silicon wafer to make the first substrate, and it uses a silicon-on-insulator (SOI) wafer to make the second substrate.
- SOI silicon-on-insulator
- the second set of fabrication techniques uses metal structures or metal-on-insulator (MOI) structures to make both the first substrate and the second substrate.
- MOI metal-on-insulator
- the third set of fabrication techniques uses conductive or non-conductive polymer molding to make both the first substrate and the second substrate.
- One preferable fabrication method for a HFIC-assembly having a self supporting integral carrier structure and at least one HFIC-chip comprises the following main steps: making the first conductive substrate of HFIC assembly having at least one chip recess; making the second substrate of HFIC assembly with semiconductor-on-insulator
- FIG. 11 illustrates that a silicon wafer is fabricated to become the first substrate.
- Silicon wafer substrate 1102 is first patterned and then etched selectively from certain areas.
- a metal layer 1101 is deposited onto the silicon surface.
- the patterning is normally done with photolithographic process commonly used in silicon microfabrication industry.
- the etching is normally done with wet chemical etching or deep reactive ion etching (DRIE), ie., dry etching.
- DRIE deep reactive ion etching
- the metal layer 1101 can be deposited, e.g. by sputtering, evaporation, electroplating, electroforming, electroless deposition etc. process.
- FIG. 12A and FIG. 12B address the fabrication techniques to make the second substrate for HFIC assembly with SOI wafer.
- the top layer silicon 1201 and the middle silicon dioxide layer 1202 of the SOI wafer are patterned and etched.
- the patterning is normally done with photolithographic process commonly used in silicon microfabrication industry.
- the etching is preferably done with reactive ion etching (DRIE).
- DRIE reactive ion etching
- the substrate of SOI wafer 1203 is normally not processed.
- metal layers 1204 and 1205 are deposited onto the
- the metal deposition is normally done either by sputtering or evaporation process.
- a photolithographic process and wet chemical etching can be used to ensure metal layers 1204 and 1203 are isolated from each other.
- FIG. 13 A illustrates metal layer 1303 is selectively deposited with sacrificial material 1301 on a metal surface possible on the insulator 1302.
- the deposition process can be electroplating, electroforming, or electroless plating.
- a metal structure can be made of Ni, Cu, Ag or Au.
- CMP chemical-mechanical-polishing process
- the insulator 1302 can be ceramics, glass, polymeric materials, etc., usually low dielectric constant materials, but in specific cases high dielectric constant materials. In a case of freestanding metal structures a freestanding metal substrate is formed either by removing an insulator 1302 or by processing metal substrate alone.
- the sacrificial layer 1301 can be metallic or non-metallic. It is then removed with chemical acids or chemical solvents as shown in FIG. 13B.
- FIG. 14A illustrates metal layer 1403 is selectively deposited with sacrificial material 1401 on a seed layer 1404 on the insulator 1402.
- the deposition process can be electroplating, electroforming, or electroless plating.
- a metal structure can be made of Ni, Cu, Ag or Au.
- CMP chemical-mechanical-polishing process
- the insulator 1402 can be ceramics, glass, polymeric materials, etc., usually low dielectric constant materials, but in specific cases high dielectric constant materials.
- a sacrifacial carrier is used and metal structures are selectively deposited forming high aspect ratio conductors and a supporting frame after which the sacrifacial carrier is removed and the frame is removed after the assembling of the assembly.
- the sacrificial material 1401 can be metallic or non-metallic. It is then removed with chemical acids or chemical solvents as shown in FIG. 14B. In case of metal structures, material 1402 is removed as a sacrifacial layer forming freestanding metal structures.
- polymeric structure 1501 is thermally and mechanically formed on the insulator 1502 by molding.
- the insulator can be ceramics, glass, polymeric materials, oxidized silicon wafer, etc.
- conductive polymer can also be processed further like non- conductive polymers to have a metal layer 1503 coated as shown in FIG. 15B.
- polymeric structure 1601 is thermally and mechanically formed on the insulator 1602 by molding. Etching process is also used to ensure the polymer structures are isolated from each other.
- the etching process can either be wet chemical etching or reactive ion etching (RIE).
- RIE reactive ion etching
- the insulator can be ceramics, glass, polymeric materials, etc.
- conductive polymer illustration in FIG. 16A can be the end of the fabrication process to make the second substrate for HFIC assembly.
- conductive polymers can also be processed further like non-conductive polymers to have a metal layer 1603 coated as shown in FIG. 16B.
- first substrate and the second substrate After the first substrate and the second substrate have been fabricated, they can be aligned, and then connected together mechanically, electrically, and thermally, for instance, by conductive adhesive material, soldering, welding, metallic bonding etc.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02712998A EP1374304A1 (en) | 2001-04-06 | 2002-04-08 | High frequency integrated circuit (hfic) microsystems assembly and method for fabricating the same |
US10/472,795 US7501695B2 (en) | 2001-04-06 | 2002-04-08 | High frequency integrated circuit (HFIC) microsystems assembly and method for fabricating the same |
JP2002580401A JP4559029B2 (en) | 2001-04-06 | 2002-04-08 | High frequency integrated circuit micro system assembly |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US28222601P | 2001-04-06 | 2001-04-06 | |
US60/282,226 | 2001-04-06 | ||
US28869701P | 2001-05-04 | 2001-05-04 | |
US60/288,697 | 2001-05-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002082537A1 true WO2002082537A1 (en) | 2002-10-17 |
Family
ID=26961315
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FI2002/000297 WO2002082537A1 (en) | 2001-04-06 | 2002-04-08 | High frequency integrated circuit (hfic) microsystems assembly and method for fabricating the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US7501695B2 (en) |
EP (1) | EP1374304A1 (en) |
JP (1) | JP4559029B2 (en) |
CN (1) | CN100477186C (en) |
WO (1) | WO2002082537A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7572665B2 (en) * | 2005-10-21 | 2009-08-11 | Wisconsin Alumni Research Foundation | Microelectronics grade metal substrate, related metal-embedded devices and methods for fabricating same |
US20150349396A1 (en) * | 2014-05-31 | 2015-12-03 | Hatem Mohamed Aead | Air Gap Creation In Electronic Devices |
TW202008534A (en) | 2018-07-24 | 2020-02-16 | 日商拓自達電線股份有限公司 | Shield package and method of manufacturing shield package |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5913134A (en) * | 1994-09-06 | 1999-06-15 | The Regents Of The University Of Michigan | Micromachined self packaged circuits for high-frequency applications |
US5977631A (en) * | 1998-01-06 | 1999-11-02 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device including a semiconductor package with electromagnetic coupling slots |
WO2000044020A2 (en) * | 1999-01-26 | 2000-07-27 | Teledyne Technologies Incorporated | Laminate-based apparatus and method of fabrication |
EP1030368A1 (en) * | 1999-02-15 | 2000-08-23 | TRW Inc. | Wireless MMIC chip packaging for microwave and millimeterwave frequencies |
US6172412B1 (en) * | 1993-10-08 | 2001-01-09 | Stratedge Corporation | High frequency microelectronics package |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE426894B (en) * | 1981-06-30 | 1983-02-14 | Ericsson Telefon Ab L M | IMPEDANCY COAXIAL TRANSFER FOR MICROVAG SIGNALS |
JPH08148782A (en) * | 1994-11-15 | 1996-06-07 | Matsushita Electric Works Ltd | Metal core circuit board |
JPH08186356A (en) * | 1994-12-28 | 1996-07-16 | Hitachi Cable Ltd | Injection molded circuit part |
DE19500392A1 (en) * | 1995-01-09 | 1996-07-18 | Siemens Ag | Integrated circuit structure (TI2> has diffusion zone formed in wall of groove fully enclosing silicon island in monocrystalline surface layer |
JP3305589B2 (en) * | 1996-08-30 | 2002-07-22 | 京セラ株式会社 | Mounting structure of high frequency semiconductor device |
JP3533284B2 (en) * | 1996-04-24 | 2004-05-31 | 新光電気工業株式会社 | Semiconductor device substrate, method of manufacturing the same, and semiconductor device |
US5644276A (en) * | 1996-05-29 | 1997-07-01 | The United States Of America As Represented By The Secretary Of The Army | Multi-layer controllable impedance transition device for microwaves/millimeter waves |
JPH1174416A (en) * | 1997-08-29 | 1999-03-16 | Mitsubishi Electric Corp | Semiconductor chip carrier and semiconductor module, and manufacture of these two |
JP3410673B2 (en) * | 1999-03-15 | 2003-05-26 | 日本無線株式会社 | Semiconductor device and semiconductor chip mounting method |
JP4127589B2 (en) * | 1999-08-30 | 2008-07-30 | 京セラ株式会社 | High frequency semiconductor device package and high frequency semiconductor device |
CN1316858C (en) * | 2001-04-27 | 2007-05-16 | 日本电气株式会社 | High frequency circuit base board and its producing method |
-
2002
- 2002-04-08 US US10/472,795 patent/US7501695B2/en not_active Expired - Lifetime
- 2002-04-08 CN CNB028079094A patent/CN100477186C/en not_active Expired - Fee Related
- 2002-04-08 JP JP2002580401A patent/JP4559029B2/en not_active Expired - Fee Related
- 2002-04-08 EP EP02712998A patent/EP1374304A1/en not_active Withdrawn
- 2002-04-08 WO PCT/FI2002/000297 patent/WO2002082537A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6172412B1 (en) * | 1993-10-08 | 2001-01-09 | Stratedge Corporation | High frequency microelectronics package |
US5913134A (en) * | 1994-09-06 | 1999-06-15 | The Regents Of The University Of Michigan | Micromachined self packaged circuits for high-frequency applications |
US5977631A (en) * | 1998-01-06 | 1999-11-02 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device including a semiconductor package with electromagnetic coupling slots |
WO2000044020A2 (en) * | 1999-01-26 | 2000-07-27 | Teledyne Technologies Incorporated | Laminate-based apparatus and method of fabrication |
EP1030368A1 (en) * | 1999-02-15 | 2000-08-23 | TRW Inc. | Wireless MMIC chip packaging for microwave and millimeterwave frequencies |
Non-Patent Citations (1)
Title |
---|
TARJA A. JUHOLA: "High Frequency MultiChip Modules - Materials, Design and Fabrication Techniques", ROYAL INSTITUTE OF TECHNOLOGY, May 2000 (2000-05-01) |
Also Published As
Publication number | Publication date |
---|---|
EP1374304A1 (en) | 2004-01-02 |
US20060208765A1 (en) | 2006-09-21 |
JP2004522300A (en) | 2004-07-22 |
CN100477186C (en) | 2009-04-08 |
JP4559029B2 (en) | 2010-10-06 |
US7501695B2 (en) | 2009-03-10 |
CN1513205A (en) | 2004-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9356332B2 (en) | Integrated-circuit module with waveguide transition element | |
US9084360B2 (en) | Electronic device assemblies including conductive vias having two or more conductive elements | |
US20170170592A1 (en) | Batch fabricated microconnectors | |
EP0343400B1 (en) | Electronic package assembly with flexible carrier and method of making it | |
CN100585843C (en) | The silicon based package structure that has integrated passive components | |
US20160293557A1 (en) | Package and antenna apparatus including package | |
US20120223325A1 (en) | Microelecronic assembly with an embedded waveguide adapter and method for forming the same | |
KR20010102102A (en) | Waveguide structures integrated with standard cmos circuitry and methods for making the same | |
US20040051173A1 (en) | High frequency interconnect system using micromachined plugs and sockets | |
Shah et al. | Low-loss, high-linearity RF interposers enabled by through glass vias | |
US7154047B2 (en) | Via structure of packages for high frequency semiconductor devices | |
CN111199957A (en) | Three-dimensional packaging structure integrating chip and antenna and preparation method thereof | |
US6667549B2 (en) | Micro circuits with a sculpted ground plane | |
US6624508B2 (en) | High frequency, low cost package for semiconductor devices | |
US7501695B2 (en) | High frequency integrated circuit (HFIC) microsystems assembly and method for fabricating the same | |
US9755333B2 (en) | Radio frequency connector receptical | |
JP3631667B2 (en) | Wiring board and its connection structure with waveguide | |
SE541830C2 (en) | Mems based waveguide chip | |
US6362972B1 (en) | Contactless interconnection system | |
CN1373514A (en) | Single chip microwave integrated circuit and mfg. method thereof | |
CN109888456A (en) | Silicon substrate loudspeaker encapsulating antenna system integration structure and preparation method thereof | |
WO2002047172A9 (en) | A high frequency interconnect system using micromachined plugs and sockets | |
RU2069460C1 (en) | Strip microwave microassembly | |
JP3378569B2 (en) | RF connectors on both sides | |
WO2000017924A2 (en) | Method and device for buried chips |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ CZ DE DE DK DK DM DZ EC EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002712998 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002580401 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 028079094 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2002712998 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10472795 Country of ref document: US |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 10472795 Country of ref document: US |