WO2002029535A2 - Method and apparatus to enhance processor power management - Google Patents
Method and apparatus to enhance processor power management Download PDFInfo
- Publication number
- WO2002029535A2 WO2002029535A2 PCT/US2001/030254 US0130254W WO0229535A2 WO 2002029535 A2 WO2002029535 A2 WO 2002029535A2 US 0130254 W US0130254 W US 0130254W WO 0229535 A2 WO0229535 A2 WO 0229535A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- component
- setting
- processor
- performance mode
- power source
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 11
- 230000007704 transition Effects 0.000 claims abstract description 35
- 239000000306 component Substances 0.000 claims 39
- 230000000694 effects Effects 0.000 claims 16
- 230000004044 response Effects 0.000 claims 8
- 239000008358 core component Substances 0.000 claims 3
- 238000010586 diagram Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 238000003032 molecular docking Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- the present invention relates to processors including microprocessors.
- this invention relates to managing processor latency.
- Portable systems such as portable computers, have become increasingly popular
- a portable system relies on a
- the transition between the two states occurs
- Geyserville technology is an improvement over the technology that changes the
- ACPI Specification C3 mode ACPI Specification C3 mode
- Fig. 1 is a transition graph pertaining to the one embodiment.
- Fig. 2 is a block diagram of a system according to one embodiment.
- Fig. 3 is a block diagram of a power management control logic in the system of Fig. 2.
- Fig. 4 is a flow diagram of a power management module according to one embodiment.
- Fig. 5 is a flow diagram of a power management module according to another embodiment.
- the present invention improves the Geyserville technology by reducing the processor latency associate with Geyserville.
- Power dissipation of the processor is proportional to core clock frequency and to the square of core supply voltage.
- the minimum required core supply voltage level is also reduced, thereby dramatically reducing the processor's power consumption.
- the system may be set at one of the multiple performance states. For example, if the system is only powered by battery (such 'as, when the system is being used as a portable unit remotely without access to an external power supply), the system is placed in a low power state to conserve power. However, if the system is powered by an external power source (such as, an alternating current or AC outlet), the system is placed in a high performance state.
- an external power source such as, an alternating current or AC outlet
- the system may be a portable computer, a notebook computer, a hand-held electronic device, and the Hke.
- core clock frequency and processor clock frequency are synonymous.
- core supply voltage and processor supply voltage are synonymous.
- the ensuing description refers to two performance states, low power and high performance, between which the transitions are performed.
- Fig. 1 shows a transition graph to transition between the two states.
- the transition which may be performed by a controller formed of one or more layers (including, for example, software, firmware, and hardware), is performed in two different phases. In phase one, the core supply voltage level is adjusted. In phase two, the core clock frequency level is adjusted. During the low power to high performance transition, phase two follows phase one.
- the core supply voltage level is elevated first such that it is at least the minimum voltage level required to support the elevated core clock frequency level of phase two.
- the processor remains in the active mode (for example, ACPI Specification CO mode) because the processor can continue to perform its functions properly at the elevated core supply voltage level
- Performing phase 1 while the processor is in the active mode is one key feature of the present invention because that reduces the processor latency associated with Geyserville.
- the processor is placed in the sleep mode.
- the sleep mode is not any of the C0-C3 modes of the ACPI Specification.
- the sleep mode is not visible to the end user.
- the core clock for example, the phase locked loop circuit
- the system clock which is an input to the processor
- the processor seems to be in the deep sleep (C3) mode because it refuses to process requests from other system components.
- the processor seems to be in the quick start (for example, ACPI Specification C2) mode because the core clock remains active and the system clock input to the processor remains active.
- phase 2 while the processor is in the sleep mode is another key feature of the present invention.
- Performing phase 2 in the sleep mode instead of the deep sleep mode (C3) reduces the latency to re-activate the system clock input to the processor after completing phase 2.
- phase 2 is performed in less than 5 microseconds.
- the entire transition from low power to high performance is performed with less than 5 microseconds of latency.
- phase 1 follows phase 2.
- the processor clock frequency is reduced first such that when the processor supply voltage level is reduced later on during phase 1, the reduced processor core voltage level is adequate to support it.
- Phase 2 is performed in the same manner as with regards to the low power to high performance transition, except that the core frequency level is reduced instead of elevated.
- Phase 1 is also performed in the same manner as with regards to the low power to high performance transition, except that the core voltage level is reduced instead of elevated.
- an example system 10 includes a processor 12 that receives an external clock BCLK (from a clock generator 50) and a supply voltage (from a voltage regulator 52).
- the voltage regulator 52 and the clock generator 50 are both controllable to adjust the core supply voltage levels as well as the core clock frequencies in the processor 12, as further described below.
- the main power supply voltages in the system 10 are provided by a power supply circuit 56 that is coupled to a battery 60 or an external power source outlet 58.
- an interrupt e.g., a system management interrupt or SMI
- docking the system 10 to a docking base unit may also indicate a power source transition.
- a device driver may detect power source transitions and docking events by registering with the operating system for power and plug-and-play notifications, for example.
- the system 10 may be set at a suitable performance state depending on whether the system 10 is powered by an internal power source (e.g., battery 60) or by an external power source (e.g., as coupled through the external source outlet 58), the system 10 may be set at a suitable performance state. For example, when the external power source is coupled, the system 10 may operate in the high performance state; however, if the internal power source is coupled instead, the system 10 may operate at the low power state.
- an internal power source e.g., battery 60
- an external power source e.g., as coupled through the external source outlet 58
- the system 10 may be set at a suitable performance state. For example, when the external power source is coupled, the system 10 may operate in the high performance state; however, if the internal power source is coupled instead, the system 10 may operate at the low power state.
- the computer system 10 may provide a graphical user interface through which a user may specify the desired performance state of the system.
- the processor 12 may be coupled to a cache memory 14 as well as to a host bridge 18 that includes a memory controller for controlling system memory 16.
- the host bridge 18 is further coupled to a system bus 22, which may in one embodiment be a Peripheral Component Interconnect (PCI) bus, as defined in the PCI Local Bus Specification, Production Version, Rev. 2.1, published on June 1, 1995.
- PCI Peripheral Component Interconnect
- the system bus 22 may also be coupled to other components, including a video controller 24 coupled to a display 26 and peripheral slots 28.
- a secondary or expansion bus 46 may be coupled by a system bridge 34 to the system bus 22.
- the system bridge 34 includes interface circuits to different ports, including a universal serial bus (USB) port 36 (as described in the Universal Serial Bus Specification, Revision 1.0, published in Jan. 1996) and ports that may be coupled to mass storage devices such as a hard disk drive, compact disc (CD) or digital video disc (DVD) drives, and the like.
- USB universal serial bus
- CD compact disc
- DVD digital video disc
- I/O input/ output
- a non-volatile memory 32 for storing basic input/ output system (BIOS) routines may be located on the bus 46, as may a keyboard device 42 and an audio control device 44, as examples. It is to be understood, however, that all components in the system 10 are for illustrative purposes and the invention is not limited in scope to the illustrated system.
- Various software or firmware layers (formed of modules or routines, for example), including applications, operating system modules, device drivers, BIOS modules, and interrupt handlers, may be stored in one or more storage media in the system.
- the storage media includes the hard disk drive, CD or DVD drive, floppy drive, non-volatile memory, and system memory.
- the modules, routines, or other layers stored in the storage media contain instructions that when executed causes the system 10 to perform programmed acts.
- the software or firmware layers can be loaded into the system 10 in one of many different ways. For example, code segments stored on floppy disks, CD or DVD media, the hard disk, or transported through a network interface card, modem, or other interface mechanism may be loaded into the system 10 and executed as corresponding software or firmware layers. In the loading or transport process, data signals that are embodied as carrier waves (transmitted over telephone lines, network lines, wireless links, cables, and the hke) may communicate the code segments to the system 10.
- carrier waves transmitted over telephone lines, network lines, wireless links, cables, and the hke
- control logic may be separated into a first portion 100 and a second portion 102. However, it is contemplated that the control logic may also be integrated in one component.
- the first control logic portion 100 may be included in the host bridge 18, and the second control logic portion 102 may be included in the system bridge 34.
- the first and second control logic portions may be implemented as separate chips.
- the circuitry may be implemented as a memory hub (including interfaces to the processor and system memory) and an input/ output (I/O) hub (including interfaces to the system bus and secondary bus).
- the control logic 100 and 102 may be implemented in the memory hub. With the memory and I/O hubs, messages rather than signals may be used to provide the same functionahty as the control logic 100, 102.
- a serial link may be used for communication with the voltage regulator 52 and clock generator 50.
- the power management control logic (100, 102) provides control signals to the voltage regulator 52 to adjust its supply voltage level and to the processor 12 to adjust the core clock frequency.
- the power management control logic (100, 102) is responsible for placing the processor 12 into the sleep mode to complete phase 2 of the transition sequence.
- the processor 12 includes a clock generator, which is a phase locked loop (PLL) circuit.
- the PLL circuit frequency may be varied according to the algorithm by storing data in a register.
- the data is the bus ratio.
- the bus ratio is the ratio between the frequencies of the PLL circuit clock and the system clock BCLK.
- the frequency of the system clock can remain the same while the PLL circuit clock frequency is changed.
- the bus ratios settings may be stored in programmable devices in the processor, including, for example, fuse banks or non-volatile memory.
- a signal VR_LO/HI# is provided by the control logic portion 100 to indicate to the voltage regulator 52 the required core supply voltage.
- a signal LO/HI# provided by the control logic portion 100 to the processor 12 determines whether the core clock frequency is to be set to a high or low level.
- the core clock frequency may be either 350 MHZ or 450 MHZ depending on whether LO/HI# is active or not.
- additional signals may be used to adjust the core clock frequency to more than two levels.
- additional signals other than VR_LO/HI# may also be used to control the voltage supply levels provided by the voltage regulator 52.
- a signal G_LO/HI# from the system bridge 34 indicates the desired system state and controls the states of LO/HI# and VR_LO/HI#. Additional signals may be used to define more than two system states.
- the voltage regulator 52 when the voltage regulator on signal (VR_ON) is active (which is true whenever the system is on), the voltage regulator 52 settles to the output selected by VR_LO/HI# (a low level or a high level).
- a low supply voltage level may be about 1.3 V while a high supply voltage level may be about 1.8 V.
- Fig. 4 illustrates a flow diagram of a power management module utilizing the power management control logic of Fig. 3 to perform low power to high performance dynamic performance state transition, in the system 10 of Fig. 2.
- the power management module may be implemented as a software module, in system firmware (e.g., system bios or SMI handler), as part of the operating system, as a device driver, or as a combination of the above.
- the power management module determines (at El) that the system which was originally battery operated has now been plugged into the AC outlet.
- the power management module indicates to switch up the performance state level of the processor. This may be performed, for example, by writing a predefined value to a register to indicate the new performance state level of the processor 12.
- the controlled register may be defined in memory or I/O address space. In addition, programming of the register may be defined under the ACPI specification.
- one or more ACPI objects may be created to indicate to the operating system that the system 10 is capable of transitioning between the two performance states and to demand those resources when the system is ready to perform the transitions.
- the location and structure of the controlled register may be defined under an ACPI object.
- one or more ACPI objects may define the core clock frequencies and supply core voltage levels to be used in each performance state, the expected power consumption in each performance state, and other information.
- the power management module requests the input output control hub (ICH) to prepare for and assist in the performance state transition (at E2).
- the control logic 100 indicates to the voltage regulator 52 that the voltage regulator 52 output should be at the high performance state core supply voltage level.
- the voltage regulator 52 includes the Geyserville
- GASIC Application Specific Integrated Circuit
- E3 elevates the voltage regulator 52 output in accordance with a VID voltage level table.
- the high performance state core supply voltage is established when the voltage regulator 52 output reaches the peak voltage level stated in the VID table (at E4).
- the power management module places the processor 12 into the quick start mode (C2) (at E5).
- the power management module informs the platform components that the processor can no more process their requests because it is about to enter into the sleep state (at E6).
- ICH input output control hub
- the power management module places the processor in the sleep state (at E8).
- the power management adjusts the core clock frequency to the high performance level (at E9).
- a phased locked loop (PLL) relocks to a new bus ratio.
- the power management module removes the processor 12 from the sleep state (at E10).
- the power management module removes the processor from the quick start (C2) state (at Ell).
- Fig. 5 illustrates a flow diagram of a power management module utilizing the power management control logic of Fig.
- the power management module determines (at E21) that the system, which was originally plugged into an AC outlet, is now battery operated. Next, the power management module indicates to switch down the performance state level of the processor 12. Next, the power management module requests the input output control hub (ICH) to prepare for and assist in the performance state transition (at E22). Next, the power management module places the processor 12 into the quick start mode (C2) (at E23). Next, the power management module informs the platform components that the processor can no more process their requests because it is about to enter into the sleep state (at E24).
- the input output control hub snoops to insure memory coherency, for example, among the LI cash, the L2 cash and the DRAM (at E25).
- the power management module places the processor in the sleep state (at E26).
- the power management adjusts the core clock frequency to the low power level (at E27).
- a phased locked loop PLL
- the power management module removes the processor 12 from the sleep state (at E28).
- the power management module removes the processor from the quick start (C2) state (at E29).
- the control logic 100 indicates to the voltage regulator 52 that the voltage regulator 52 output should be at the low power state core supply voltage level.
- the voltage regulator 52 includes the Geyserville Application Specific Integrated Circuit (GASIC) to reduce the voltage regulator 52 output with a controlled rate in a 25MV-50MV step wise fashion (at E30).
- GASIC reduces the voltage regulator 52 output in accordance with a VID voltage level table.
- the low power state core supply voltage is established when the voltage regulator 52 output reaches the bottom voltage level stated in the VID table (at E31).
- the methods as described above can be stored in memory of a computer system as a set of instructions to be executed.
- the instructions to perform the methods as described above could alternatively be stored on other forms of computer-readable mediums, including magnetic and optical disks.
- the method of the present invention can be stored on computer-readable mediums, such as magnetic disks or optical disks that are accessible via a disk drive (or computer-readable medium drive).
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01973579A EP1325402B1 (en) | 2000-09-30 | 2001-09-27 | Processor power mode transition |
AU2001293141A AU2001293141A1 (en) | 2000-09-30 | 2001-09-27 | Method and apparatus to enhance processor power management |
DE60116650T DE60116650T2 (en) | 2000-09-30 | 2001-09-27 | POWER MODE TRANSITION FOR A PROCESSOR |
KR10-2003-7004597A KR100518376B1 (en) | 2000-09-30 | 2001-09-27 | Method and apparatus to enhance processor power management |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/677,263 | 2000-09-30 | ||
US09/677,263 US6941480B1 (en) | 2000-09-30 | 2000-09-30 | Method and apparatus for transitioning a processor state from a first performance mode to a second performance mode |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002029535A2 true WO2002029535A2 (en) | 2002-04-11 |
WO2002029535A3 WO2002029535A3 (en) | 2003-03-27 |
Family
ID=24717982
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/030254 WO2002029535A2 (en) | 2000-09-30 | 2001-09-27 | Method and apparatus to enhance processor power management |
Country Status (8)
Country | Link |
---|---|
US (2) | US6941480B1 (en) |
EP (1) | EP1325402B1 (en) |
KR (1) | KR100518376B1 (en) |
AT (1) | ATE315803T1 (en) |
AU (1) | AU2001293141A1 (en) |
DE (1) | DE60116650T2 (en) |
TW (1) | TW539939B (en) |
WO (1) | WO2002029535A2 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004036402A2 (en) * | 2002-10-14 | 2004-04-29 | Intel Corporation | A method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device |
EP1422595A2 (en) * | 2002-11-25 | 2004-05-26 | Texas Instruments Inc. | Adjusting voltage supplied to a processor in response to clock frequency |
US6941480B1 (en) | 2000-09-30 | 2005-09-06 | Intel Corporation | Method and apparatus for transitioning a processor state from a first performance mode to a second performance mode |
US7085944B1 (en) | 2000-09-30 | 2006-08-01 | Intel Corporation | Power management by transmitting single multiplexed signal to multiple system components to change settings of internal performance registers in response to change in power source |
WO2007122596A1 (en) * | 2006-04-26 | 2007-11-01 | Koninklijke Philips Electronics N.V. | Method and system for power-state transition controllers |
WO2008021365A1 (en) * | 2006-08-14 | 2008-02-21 | Advanced Micro Devices, Inc. | System and method for limiting processor performance |
WO2010033510A1 (en) * | 2008-09-17 | 2010-03-25 | Qualcomm Incorporated | Methods and systems for state-driven power savings for wimax |
US7895421B2 (en) | 2007-07-12 | 2011-02-22 | Globalfoundries Inc. | Mechanism for using performance counters to identify reasons and delay times for instructions that are stalled during retirement |
US8352759B2 (en) | 2010-01-11 | 2013-01-08 | Qualcomm Incorporated | System and method of monitoring a central processing unit in real time |
WO2014070255A1 (en) * | 2012-10-31 | 2014-05-08 | Intel Corporation | Reducing the overhead associated with frequency changes in processors |
EP2323011A3 (en) * | 2002-12-30 | 2015-09-09 | Intel Corporation | Dynamic voltage transitions |
Families Citing this family (100)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7100061B2 (en) | 2000-01-18 | 2006-08-29 | Transmeta Corporation | Adaptive power control |
US6968469B1 (en) | 2000-06-16 | 2005-11-22 | Transmeta Corporation | System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored |
US7260731B1 (en) | 2000-10-23 | 2007-08-21 | Transmeta Corporation | Saving power when in or transitioning to a static mode of a processor |
EP1329798A1 (en) * | 2002-01-18 | 2003-07-23 | Hewlett-Packard Company, A Delaware Corporation | Power management method and apparatus |
DE60228044D1 (en) * | 2002-01-18 | 2008-09-18 | Hewlett Packard Co | Distributed computer system and method |
US7941675B2 (en) | 2002-12-31 | 2011-05-10 | Burr James B | Adaptive power control |
US7112978B1 (en) | 2002-04-16 | 2006-09-26 | Transmeta Corporation | Frequency specific closed loop feedback control of integrated circuits |
US7336090B1 (en) | 2002-04-16 | 2008-02-26 | Transmeta Corporation | Frequency specific closed loop feedback control of integrated circuits |
US7076672B2 (en) * | 2002-10-14 | 2006-07-11 | Intel Corporation | Method and apparatus for performance effective power throttling |
TW575803B (en) * | 2002-10-17 | 2004-02-11 | Uniwill Comp Corp | The method of managing portable computer power cord |
US7849332B1 (en) | 2002-11-14 | 2010-12-07 | Nvidia Corporation | Processor voltage adjustment system and method |
US7882369B1 (en) | 2002-11-14 | 2011-02-01 | Nvidia Corporation | Processor performance adjustment system and method |
US7886164B1 (en) | 2002-11-14 | 2011-02-08 | Nvidia Corporation | Processor temperature adjustment system and method |
US7146822B2 (en) * | 2002-12-30 | 2006-12-12 | Intel Corporation | Centrifugal liquid pump with perimeter magnetic drive |
US7949864B1 (en) | 2002-12-31 | 2011-05-24 | Vjekoslav Svilan | Balanced adaptive body bias control |
US7786756B1 (en) | 2002-12-31 | 2010-08-31 | Vjekoslav Svilan | Method and system for latchup suppression |
US7642835B1 (en) * | 2003-11-12 | 2010-01-05 | Robert Fu | System for substrate potential regulation during power-up in integrated circuits |
US7953990B2 (en) * | 2002-12-31 | 2011-05-31 | Stewart Thomas E | Adaptive power control based on post package characterization of integrated circuits |
US7205758B1 (en) * | 2004-02-02 | 2007-04-17 | Transmeta Corporation | Systems and methods for adjusting threshold voltage |
US7228242B2 (en) * | 2002-12-31 | 2007-06-05 | Transmeta Corporation | Adaptive power control based on pre package characterization of integrated circuits |
KR100498487B1 (en) * | 2003-02-08 | 2005-07-01 | 삼성전자주식회사 | Processor having a high speed control circuit and a low-speed and low-power control circuit |
JP4133459B2 (en) | 2003-03-06 | 2008-08-13 | シャープ株式会社 | Concentrator, network compatible device, communication system |
US7299370B2 (en) * | 2003-06-10 | 2007-11-20 | Intel Corporation | Method and apparatus for improved reliability and reduced power in a processor by automatic voltage control during processor idle states |
US7134031B2 (en) * | 2003-08-04 | 2006-11-07 | Arm Limited | Performance control within a multi-processor system |
US7392099B2 (en) * | 2003-12-12 | 2008-06-24 | Hewlett-Packard Development Company, L.P. | System and method for power management when an operating voltage is between two thresholds |
US7649402B1 (en) | 2003-12-23 | 2010-01-19 | Tien-Min Chen | Feedback-controlled body-bias voltage source |
US7692477B1 (en) | 2003-12-23 | 2010-04-06 | Tien-Min Chen | Precise control component for a substrate potential regulation circuit |
US7129771B1 (en) | 2003-12-23 | 2006-10-31 | Transmeta Corporation | Servo loop for well bias voltage source |
US7012461B1 (en) | 2003-12-23 | 2006-03-14 | Transmeta Corporation | Stabilization component for a substrate potential regulation circuit |
US7859062B1 (en) * | 2004-02-02 | 2010-12-28 | Koniaris Kleanthes G | Systems and methods for integrated circuits comprising multiple body biasing domains |
US7816742B1 (en) | 2004-09-30 | 2010-10-19 | Koniaris Kleanthes G | Systems and methods for integrated circuits comprising multiple body biasing domains |
JP4316399B2 (en) * | 2004-02-18 | 2009-08-19 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Program, recording medium, control method, and information processing apparatus |
US7698575B2 (en) | 2004-03-30 | 2010-04-13 | Intel Corporation | Managing power consumption by requesting an adjustment to an operating point of a processor |
KR100716730B1 (en) * | 2004-06-11 | 2007-05-14 | 삼성전자주식회사 | Method for decreasing the power consumption in cpu idle-state and mobile device using the same |
US7562233B1 (en) | 2004-06-22 | 2009-07-14 | Transmeta Corporation | Adaptive control of operating and body bias voltages |
US7774625B1 (en) | 2004-06-22 | 2010-08-10 | Eric Chien-Li Sheng | Adaptive voltage control by accessing information stored within and specific to a microprocessor |
US7343502B2 (en) | 2004-07-26 | 2008-03-11 | Intel Corporation | Method and apparatus for dynamic DLL powerdown and memory self-refresh |
US7451333B2 (en) * | 2004-09-03 | 2008-11-11 | Intel Corporation | Coordinating idle state transitions in multi-core processors |
US7664970B2 (en) | 2005-12-30 | 2010-02-16 | Intel Corporation | Method and apparatus for a zero voltage processor sleep state |
US7966511B2 (en) | 2004-07-27 | 2011-06-21 | Intel Corporation | Power management coordination in multi-core processors |
US7739531B1 (en) | 2005-03-04 | 2010-06-15 | Nvidia Corporation | Dynamic voltage scaling |
US20070094435A1 (en) * | 2005-10-25 | 2007-04-26 | Fry Walter G | Computer docking system and method |
US7350010B2 (en) * | 2005-10-28 | 2008-03-25 | Hewlett-Packard Development Company, L.P. | Method and an apparatus for switching root cells for a computer system without requiring the computer system to be re-booted |
KR100806284B1 (en) * | 2005-12-08 | 2008-02-22 | 한국전자통신연구원 | High Energy Efficiency Processor Using Dynamic Voltage Scaling |
US7536570B2 (en) * | 2006-10-02 | 2009-05-19 | Silicon Laboratories Inc. | Microcontroller unit (MCU) with suspend mode |
US7793125B2 (en) * | 2007-01-10 | 2010-09-07 | International Business Machines Corporation | Method and apparatus for power throttling a processor in an information handling system |
US9134782B2 (en) | 2007-05-07 | 2015-09-15 | Nvidia Corporation | Maintaining optimum voltage supply to match performance of an integrated circuit |
US8065537B2 (en) * | 2007-06-12 | 2011-11-22 | Hewlett-Packard Development Company, L.P. | Adjusting cap settings of electronic devices according to measured workloads |
KR101429674B1 (en) * | 2007-09-11 | 2014-08-13 | 삼성전자주식회사 | Apparatus and method for reducing power consumption in system on chip |
US8166326B2 (en) * | 2007-11-08 | 2012-04-24 | International Business Machines Corporation | Managing power consumption in a computer |
US20090132842A1 (en) * | 2007-11-15 | 2009-05-21 | International Business Machines Corporation | Managing Computer Power Consumption In A Computer Equipment Rack |
US8041521B2 (en) * | 2007-11-28 | 2011-10-18 | International Business Machines Corporation | Estimating power consumption of computing components configured in a computing system |
US8370663B2 (en) | 2008-02-11 | 2013-02-05 | Nvidia Corporation | Power management with dynamic frequency adjustments |
US8078901B1 (en) | 2008-06-16 | 2011-12-13 | Western Digital Technologies, Inc. | Method for increasing a processor operating frequency when other subsystem demands are low |
US8103884B2 (en) * | 2008-06-25 | 2012-01-24 | International Business Machines Corporation | Managing power consumption of a computer |
US8307220B2 (en) * | 2008-06-25 | 2012-11-06 | International Business Machines Corporation | Managing power consumption of a computer |
US8041976B2 (en) * | 2008-10-01 | 2011-10-18 | International Business Machines Corporation | Power management for clusters of computers |
US8514215B2 (en) | 2008-11-12 | 2013-08-20 | International Business Machines Corporation | Dynamically managing power consumption of a computer with graphics adapter configurations |
US9082419B1 (en) | 2009-06-08 | 2015-07-14 | Western Digitial Technologies, Inc. | Disk drive configuring power mode of disk drive relative to servo gate |
US8239697B2 (en) * | 2009-10-30 | 2012-08-07 | Dell Products L.P. | Processor performance state control system |
US20110145612A1 (en) | 2009-12-16 | 2011-06-16 | International Business Machines Corporation | Method and System to Determine and Optimize Energy Consumption of Computer Systems |
US9256265B2 (en) | 2009-12-30 | 2016-02-09 | Nvidia Corporation | Method and system for artificially and dynamically limiting the framerate of a graphics processing unit |
US9830889B2 (en) | 2009-12-31 | 2017-11-28 | Nvidia Corporation | Methods and system for artifically and dynamically limiting the display resolution of an application |
US8607083B2 (en) * | 2010-04-01 | 2013-12-10 | Intel Corporation | Method and apparatus for interrupt power management |
US8489906B2 (en) | 2010-05-25 | 2013-07-16 | Freescale Semiconductor, Inc. | Data processor having multiple low power modes |
US8839006B2 (en) | 2010-05-28 | 2014-09-16 | Nvidia Corporation | Power consumption reduction systems and methods |
US8732495B2 (en) | 2010-08-31 | 2014-05-20 | Integrated Device Technology, Inc. | Systems, apparatuses and methods for dynamic voltage and frequency control of components used in a computer system |
WO2012030329A1 (en) * | 2010-08-31 | 2012-03-08 | Integrated Device Technology, Inc. | Systems, apparatuses and methods for dynamic voltage and frequency control of components used in a computer system |
KR20120030779A (en) * | 2010-09-20 | 2012-03-29 | 삼성전자주식회사 | Method for controlling operating mode of storage device, storage device, computer system and storage media applying the same |
US8710916B2 (en) | 2011-02-03 | 2014-04-29 | Freescale Semiconductor, Inc. | Electronic circuit having shared leakage current reduction circuits |
US8537625B2 (en) | 2011-03-10 | 2013-09-17 | Freescale Semiconductor, Inc. | Memory voltage regulator with leakage current voltage control |
US9035629B2 (en) | 2011-04-29 | 2015-05-19 | Freescale Semiconductor, Inc. | Voltage regulator with different inverting gain stages |
TWI557546B (en) * | 2012-01-11 | 2016-11-11 | 技嘉科技股份有限公司 | All-in-one computer and power management method thereof |
KR20130087853A (en) * | 2012-01-30 | 2013-08-07 | 삼성전자주식회사 | Power control system and method for operating the same |
US9218044B2 (en) | 2012-11-27 | 2015-12-22 | International Business Machines Corporation | Computing system frequency target monitor |
US9323300B2 (en) | 2012-11-27 | 2016-04-26 | International Business Machines Corporation | Computing system voltage control |
US9348402B2 (en) | 2013-02-19 | 2016-05-24 | Qualcomm Incorporated | Multiple critical paths having different threshold voltages in a single processor core |
US20140281622A1 (en) * | 2013-03-15 | 2014-09-18 | Mahesh Wagh | Method, apparatus, and system for improving resume times for root ports and root port integrated endpoints |
US9195293B1 (en) | 2013-05-03 | 2015-11-24 | Western Digital Technologies, Inc. | User controlled data storage device power and performance settings |
US8884683B1 (en) * | 2013-07-08 | 2014-11-11 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit and operating method of semiconductor integrated circuit |
US20150241944A1 (en) | 2014-02-25 | 2015-08-27 | International Business Machines Corporation | Distributed power management with performance and power boundaries |
US9746909B2 (en) | 2014-02-25 | 2017-08-29 | International Business Machines Corporation | Computer program product and a node implementing power management by associated power management controllers based on distributed node power consumption and priority data |
US10359833B2 (en) | 2016-06-20 | 2019-07-23 | Qualcomm Incorporated | Active-core-based performance boost |
US10290289B2 (en) * | 2017-04-01 | 2019-05-14 | Intel Corporation | Adaptive multibit bus for energy optimization |
US11537375B2 (en) | 2019-08-23 | 2022-12-27 | Intel Corporation | Digitally coordinated dynamically adaptable clock and voltage supply apparatus and method |
US11476722B2 (en) | 2020-04-30 | 2022-10-18 | Nucurrent, Inc. | Precision power level control for extended range wireless power transfer |
US11482890B2 (en) | 2020-04-30 | 2022-10-25 | Nucurrent, Inc. | Surface mountable wireless power transmitter for transmission at extended range |
US11239709B2 (en) | 2020-04-30 | 2022-02-01 | Nucurrent, Inc. | Operating frequency based power level altering in extended range wireless power transmitters |
US11757311B2 (en) | 2020-12-23 | 2023-09-12 | Nucurrent, Inc. | Wireless power transmitters and associated base stations for transmitting power at extended separation distances |
US11387684B1 (en) | 2020-12-23 | 2022-07-12 | Nucurrent, Inc. | Wireless power transmitters and associated base stations for transmitting power at extended separation distances |
US11387674B1 (en) | 2020-12-23 | 2022-07-12 | Nucurrent, Inc. | Wireless power transmitters for transmitting power at extended separation distances utilizing concave shielding |
US11476711B2 (en) | 2020-12-23 | 2022-10-18 | Nucurrent, Inc. | Wireless power transmitters and associated base stations for through-structure charging |
US11637459B2 (en) | 2020-12-23 | 2023-04-25 | Nucurrent, Inc. | Wireless power transmitters for transmitting power at extended separation distances utilizing T-Core shielding |
US11539247B2 (en) | 2021-04-30 | 2022-12-27 | Nucurrent, Inc. | Power capability detection in precision power level control systems for wireless power transmission |
US11482891B1 (en) | 2021-04-20 | 2022-10-25 | Nucurrent, Inc. | Timing verification in precision power level control systems for wireless power transmission |
US11532956B2 (en) | 2021-04-30 | 2022-12-20 | Nucurrent, Inc. | Power capability detection with verification load in power level control systems for wireless power transmission |
US11942799B2 (en) | 2021-04-30 | 2024-03-26 | Nucurrent, Inc. | False notification suppression in wireless power transfer system |
US11791667B2 (en) * | 2021-04-30 | 2023-10-17 | Nucurrent, Inc. | Power capability detection for wireless power transmission based on receiver power request |
US11637448B1 (en) | 2021-10-12 | 2023-04-25 | Nucurrent, Inc. | Wireless power transmitter with removable magnetic connector panel for vehicular use |
US11967830B2 (en) | 2021-10-12 | 2024-04-23 | Nucurrent, Inc. | Wireless power transmitters for transmitting power at extended separation distances with magnetic connectors |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5760636A (en) * | 1996-06-28 | 1998-06-02 | Intel Corporation | Adjusting clock frequency and voltage supplied to a processor in a computer system |
US6118306A (en) * | 1998-12-03 | 2000-09-12 | Intel Corporation | Changing clock frequency |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US562412A (en) * | 1896-06-23 | Thomas george mcewen | ||
US5153535A (en) | 1989-06-30 | 1992-10-06 | Poget Computer Corporation | Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency |
US5021679A (en) | 1989-06-30 | 1991-06-04 | Poqet Computer Corporation | Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency |
US5175706A (en) | 1989-12-07 | 1992-12-29 | Sgs-Thomson Microelectronics S.A. | Programming voltage generator circuit for programmable memory |
US5752011A (en) | 1994-06-20 | 1998-05-12 | Thomas; C. Douglas | Method and system for controlling a processor's clock frequency in accordance with the processor's temperature |
US5457407A (en) | 1994-07-06 | 1995-10-10 | Sony Electronics Inc. | Binary weighted reference circuit for a variable impedance output buffer |
US5734585A (en) | 1994-11-07 | 1998-03-31 | Norand Corporation | Method and apparatus for sequencing power delivery in mixed supply computer systems |
US6035407A (en) | 1995-08-14 | 2000-03-07 | Compaq Computer Corporation | Accomodating components |
US5787294A (en) | 1995-10-13 | 1998-07-28 | Vlsi Technology, Inc. | System for reducing the power consumption of a computer system and method therefor |
JPH1111565A (en) | 1997-06-24 | 1999-01-19 | Nisshin:Kk | Cover |
JP3541623B2 (en) * | 1997-06-27 | 2004-07-14 | 松下電器産業株式会社 | Data processing device |
JPH11161385A (en) | 1997-11-28 | 1999-06-18 | Toshiba Corp | Computer system and its system state control method |
US6040845A (en) | 1997-12-22 | 2000-03-21 | Compaq Computer Corp. | Device and method for reducing power consumption within an accelerated graphics port target |
US6085330A (en) | 1998-04-07 | 2000-07-04 | Advanced Micro Devices, Inc. | Control circuit for switching a processor between multiple low power states to allow cache snoops |
US6460106B1 (en) | 1998-10-20 | 2002-10-01 | Compaq Information Technologies Group, L.P. | Bus bridge for hot docking in a portable computer system |
US6311281B1 (en) * | 1999-03-02 | 2001-10-30 | Edwin H. Taylor | Apparatus and method for changing processor clock ratio settings |
US6564329B1 (en) | 1999-03-16 | 2003-05-13 | Linkup Systems Corporation | System and method for dynamic clock generation |
US6418535B1 (en) | 1999-04-28 | 2002-07-09 | International Business Machines Corporation | Bi-level power saver method for portable or laptop computer |
US6425086B1 (en) * | 1999-04-30 | 2002-07-23 | Intel Corporation | Method and apparatus for dynamic power control of a low power processor |
US6941480B1 (en) * | 2000-09-30 | 2005-09-06 | Intel Corporation | Method and apparatus for transitioning a processor state from a first performance mode to a second performance mode |
US6715089B2 (en) | 2001-01-22 | 2004-03-30 | Ati International Srl | Reducing power consumption by estimating engine load and reducing engine clock speed |
-
2000
- 2000-09-30 US US09/677,263 patent/US6941480B1/en not_active Expired - Fee Related
-
2001
- 2001-09-27 AT AT01973579T patent/ATE315803T1/en not_active IP Right Cessation
- 2001-09-27 WO PCT/US2001/030254 patent/WO2002029535A2/en active IP Right Grant
- 2001-09-27 DE DE60116650T patent/DE60116650T2/en not_active Expired - Lifetime
- 2001-09-27 AU AU2001293141A patent/AU2001293141A1/en not_active Abandoned
- 2001-09-27 EP EP01973579A patent/EP1325402B1/en not_active Expired - Lifetime
- 2001-09-27 KR KR10-2003-7004597A patent/KR100518376B1/en not_active IP Right Cessation
- 2001-09-28 TW TW090124172A patent/TW539939B/en not_active IP Right Cessation
- 2001-11-26 US US09/994,982 patent/US7155621B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5760636A (en) * | 1996-06-28 | 1998-06-02 | Intel Corporation | Adjusting clock frequency and voltage supplied to a processor in a computer system |
US6118306A (en) * | 1998-12-03 | 2000-09-12 | Intel Corporation | Changing clock frequency |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6941480B1 (en) | 2000-09-30 | 2005-09-06 | Intel Corporation | Method and apparatus for transitioning a processor state from a first performance mode to a second performance mode |
US7155621B2 (en) | 2000-09-30 | 2006-12-26 | Intel Corporation | Method and apparatus to enhance processor power management |
US7085944B1 (en) | 2000-09-30 | 2006-08-01 | Intel Corporation | Power management by transmitting single multiplexed signal to multiple system components to change settings of internal performance registers in response to change in power source |
US7237128B2 (en) | 2002-10-14 | 2007-06-26 | Intel Corporation | Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device |
US7013406B2 (en) | 2002-10-14 | 2006-03-14 | Intel Corporation | Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device |
WO2004036402A3 (en) * | 2002-10-14 | 2004-08-12 | Intel Corp | A method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device |
CN100351777C (en) * | 2002-10-14 | 2007-11-28 | 英特尔公司 | Method for dynamically changing working frequency and morking voltage of electronic equipment and its device |
WO2004036402A2 (en) * | 2002-10-14 | 2004-04-29 | Intel Corporation | A method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device |
KR100856606B1 (en) * | 2002-10-14 | 2008-09-03 | 인텔 코오퍼레이션 | A method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device |
EP1422595A3 (en) * | 2002-11-25 | 2005-02-09 | Texas Instruments Inc. | Adjusting voltage supplied to a processor in response to clock frequency |
US6996730B2 (en) | 2002-11-25 | 2006-02-07 | Texas Instruments Incorporated | Adjusting voltage supplied to a processor in response to clock frequency |
EP1422595A2 (en) * | 2002-11-25 | 2004-05-26 | Texas Instruments Inc. | Adjusting voltage supplied to a processor in response to clock frequency |
EP2323011A3 (en) * | 2002-12-30 | 2015-09-09 | Intel Corporation | Dynamic voltage transitions |
US8341436B2 (en) | 2006-04-26 | 2012-12-25 | St-Ericsson Sa | Method and system for power-state transition controllers |
WO2007122596A1 (en) * | 2006-04-26 | 2007-11-01 | Koninklijke Philips Electronics N.V. | Method and system for power-state transition controllers |
WO2008021365A1 (en) * | 2006-08-14 | 2008-02-21 | Advanced Micro Devices, Inc. | System and method for limiting processor performance |
US7747881B2 (en) | 2006-08-14 | 2010-06-29 | Globalfoundries Inc. | System and method for limiting processor performance |
GB2454400B (en) * | 2006-08-14 | 2011-02-23 | Advanced Micro Devices Inc | System and method for limiting processor performance |
DE112007001922B4 (en) * | 2006-08-14 | 2012-10-11 | Globalfoundries Inc. | System and method for limiting processor performance |
GB2454400A (en) * | 2006-08-14 | 2009-05-06 | Advanced Micro Devices Inc | System and method for limiting processor performance |
US7895421B2 (en) | 2007-07-12 | 2011-02-22 | Globalfoundries Inc. | Mechanism for using performance counters to identify reasons and delay times for instructions that are stalled during retirement |
US8255010B2 (en) | 2008-09-17 | 2012-08-28 | Qualcomm Incorporated | Methods and systems for state-driven power savings for WiMAX |
WO2010033510A1 (en) * | 2008-09-17 | 2010-03-25 | Qualcomm Incorporated | Methods and systems for state-driven power savings for wimax |
US8352759B2 (en) | 2010-01-11 | 2013-01-08 | Qualcomm Incorporated | System and method of monitoring a central processing unit in real time |
US9086877B2 (en) | 2010-01-11 | 2015-07-21 | Qualcomm Incorporated | System and method of monitoring a central processing unit in real time |
WO2014070255A1 (en) * | 2012-10-31 | 2014-05-08 | Intel Corporation | Reducing the overhead associated with frequency changes in processors |
Also Published As
Publication number | Publication date |
---|---|
ATE315803T1 (en) | 2006-02-15 |
TW539939B (en) | 2003-07-01 |
US6941480B1 (en) | 2005-09-06 |
DE60116650T2 (en) | 2006-07-27 |
DE60116650D1 (en) | 2006-04-06 |
EP1325402B1 (en) | 2006-01-11 |
US7155621B2 (en) | 2006-12-26 |
EP1325402A2 (en) | 2003-07-09 |
WO2002029535A3 (en) | 2003-03-27 |
US20020083356A1 (en) | 2002-06-27 |
KR100518376B1 (en) | 2005-10-05 |
KR20030041142A (en) | 2003-05-23 |
AU2001293141A1 (en) | 2002-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1325402B1 (en) | Processor power mode transition | |
US6272642B2 (en) | Managing a system's performance state | |
US6118306A (en) | Changing clock frequency | |
KR101021405B1 (en) | Method and apparatus for a zero voltage processor sleep state | |
US7117377B2 (en) | Computer apparatus, power supply control method and program for reducing the standby power requirement in a computer supporting a wake-up function | |
US7900069B2 (en) | Dynamic power reduction | |
JP5060487B2 (en) | Method, system and program for optimizing latency of dynamic memory sizing | |
US7225347B2 (en) | Method and apparatus for enabling a low power mode for a processor | |
US5561384A (en) | Input/output driver circuit for isolating with minimal power consumption a peripheral component from a core section | |
US5898232A (en) | Input/output section of an integrated circuit having separate power down capability | |
US20100205462A1 (en) | Systems and Methods for Modular Power Management | |
US20090249090A1 (en) | Method and apparatus for dynamic power management control using parallel bus management protocols | |
US10707877B1 (en) | Method and apparatus for switched adaptive clocking | |
KR20020050270A (en) | Dynamically adjusting a processor's operational parameters according to its environment | |
US7051144B2 (en) | Portable computer system and control method for reducing power consumption therein | |
US6496888B1 (en) | Incorporation of bus ratio strap options in chipset logic | |
WO2004001564A2 (en) | Maintaining processor execution during frequency transitioning | |
EP1749256A1 (en) | Automatic clock speed control | |
US7096299B2 (en) | Method and apparatus for transferring system context information between mobile computer and base station | |
US6675304B1 (en) | System for transitioning a processor from a higher to a lower activity state by switching in and out of an impedance on the voltage regulator | |
US20130073889A1 (en) | Systems and Methods for Modular Power Management | |
US6748547B1 (en) | System and method of controlling power consumption by dynamically controlling brightness of display with inversely proportional to operating frequency of CPU | |
US20050180233A1 (en) | Software power control of circuit modules in a shared and distributed DMA system | |
JP3250268B2 (en) | Information processing device | |
JPWO2002073384A1 (en) | Computer device, expansion card, mini PCI card, automatic power-on circuit, automatic startup method, and signal activation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020037004597 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001973579 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020037004597 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2001973579 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020037004597 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWG | Wipo information: grant in national office |
Ref document number: 2001973579 Country of ref document: EP |