WO2002008874A3 - Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level - Google Patents

Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level Download PDF

Info

Publication number
WO2002008874A3
WO2002008874A3 PCT/US2001/014907 US0114907W WO0208874A3 WO 2002008874 A3 WO2002008874 A3 WO 2002008874A3 US 0114907 W US0114907 W US 0114907W WO 0208874 A3 WO0208874 A3 WO 0208874A3
Authority
WO
WIPO (PCT)
Prior art keywords
signal
processor
voltage setting
selection
voltage
Prior art date
Application number
PCT/US2001/014907
Other languages
French (fr)
Other versions
WO2002008874A2 (en
Inventor
Frank P Helms
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Priority to JP2002514510A priority Critical patent/JP4716642B2/en
Priority to KR1020037001023A priority patent/KR100881774B1/en
Priority to BR0112739-0A priority patent/BR0112739A/en
Priority to AU2001261294A priority patent/AU2001261294A1/en
Priority to DE60133290T priority patent/DE60133290T2/en
Priority to EP01935179A priority patent/EP1309909B1/en
Publication of WO2002008874A2 publication Critical patent/WO2002008874A2/en
Publication of WO2002008874A3 publication Critical patent/WO2002008874A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision

Abstract

Disclosed herein are a method and apparatus to provide a deterministic power-on voltage in a system having a processor-controlled voltage level. In one embodiment, the system includes a DC/DC converter, a processor, and a selection circuit. The DC/DC converter receives a voltage setting signal or signals from the selection circuit and provides an adjustable power output signal having a voltage indicated by the voltage setting signal. The processor is powered by the adjustable power output signal. When powered, the processor provides a programmable voltage setting signal or signals. The selection circuit receives the programmable voltage setting signal or signals, a hardwired voltage setting signal, and a selection signal or signals, and when the selection signal is in a predetermined condition, the selection circuit provides the programmable voltage setting signal or signals from the processor to the DC/DC converter. Preferably, when the selection signal is in a second predetermined condition complementary to the first predetermined condition, the circuit provides the hardwired voltage setting signal to the DC/DC converter. The first and second predetermined conditions of the selection signal are preferably de-assertion and assertion, respectively. The selection signal may be determined by a logic gate that combines a mode control signal and a power good signal, and causes the selection signal to select the voltage setting signal from the processor only when the power good signal is asserted and the mode control signal is de-asserted. This advantageously allows for the processor to dictate its operating voltage level, and ability that is extremely useful for power and thermal management in notebook PCs.
PCT/US2001/014907 2000-07-24 2001-05-09 Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level WO2002008874A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2002514510A JP4716642B2 (en) 2000-07-24 2001-05-09 Method and apparatus for providing a deterministic power-on voltage in a system in which voltage levels are controlled by a processor
KR1020037001023A KR100881774B1 (en) 2000-07-24 2001-05-09 Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level
BR0112739-0A BR0112739A (en) 2000-07-24 2001-05-09 Method and apparatus for providing determinically bonded voltage in a system that has a processor-controlled voltage level
AU2001261294A AU2001261294A1 (en) 2000-07-24 2001-05-09 Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level
DE60133290T DE60133290T2 (en) 2000-07-24 2001-05-09 METHOD AND DEVICE FOR SUPPLYING DETERMINISTIC SWITCHING VOLTAGE IN A SYSTEM WITH A PROCESSOR-CONTROLLED VOLTAGE LEVEL
EP01935179A EP1309909B1 (en) 2000-07-24 2001-05-09 Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/621,931 2000-07-24
US09/621,931 US6748545B1 (en) 2000-07-24 2000-07-24 System and method for selecting between a voltage specified by a processor and an alternate voltage to be supplied to the processor

Publications (2)

Publication Number Publication Date
WO2002008874A2 WO2002008874A2 (en) 2002-01-31
WO2002008874A3 true WO2002008874A3 (en) 2002-12-05

Family

ID=24492255

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/014907 WO2002008874A2 (en) 2000-07-24 2001-05-09 Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level

Country Status (10)

Country Link
US (1) US6748545B1 (en)
EP (1) EP1309909B1 (en)
JP (1) JP4716642B2 (en)
KR (1) KR100881774B1 (en)
CN (1) CN1202457C (en)
AU (1) AU2001261294A1 (en)
BR (1) BR0112739A (en)
DE (1) DE60133290T2 (en)
TW (1) TW573242B (en)
WO (1) WO2002008874A2 (en)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6823465B2 (en) * 2001-04-30 2004-11-23 Intel Corporation Establishment of voltage of a terminal at a voltage level in response to validating the indication of the voltage to be supplied to the terminal
JP2003167649A (en) * 2001-11-28 2003-06-13 Mitsubishi Electric Corp Information processor
US7093140B2 (en) 2002-06-28 2006-08-15 Intel Corporation Method and apparatus for configuring a voltage regulator based on current information
US7020786B2 (en) * 2002-07-23 2006-03-28 Dell Products L.P. System and method for selecting a voltage output reference
US7149905B2 (en) * 2003-05-22 2006-12-12 International Business Machines Corporation Firmware controlled dynamic voltage adjustment
US7085943B2 (en) * 2003-09-26 2006-08-01 Freescale Semiconductor, Inc. Method and circuitry for controlling supply voltage in a data processing system
US7017063B2 (en) * 2004-03-05 2006-03-21 Lattice Semiconductor Corporation Systems and methods for controlling voltage regulator module power supplies
US20050253627A1 (en) * 2004-05-13 2005-11-17 Claseman George R Multi level fixed parameter assignment
US7394729B2 (en) * 2004-05-13 2008-07-01 Micrel, Inc. Time constant based fixed parameter assignment
US7664970B2 (en) 2005-12-30 2010-02-16 Intel Corporation Method and apparatus for a zero voltage processor sleep state
US7523373B2 (en) * 2006-08-30 2009-04-21 Freescale Semiconductor, Inc. Minimum memory operating voltage technique
US7793125B2 (en) * 2007-01-10 2010-09-07 International Business Machines Corporation Method and apparatus for power throttling a processor in an information handling system
US7856562B2 (en) * 2007-05-02 2010-12-21 Advanced Micro Devices, Inc. Selective deactivation of processor cores in multiple processor core systems
US8347120B2 (en) * 2008-08-12 2013-01-01 Ixys Corporation System and method for conserving power applied to an electrical apparatus
CN101727170B (en) * 2008-10-31 2012-05-23 英业达股份有限公司 Power supply managing device for central processing unit
TWI486757B (en) * 2009-10-14 2015-06-01 Holtek Semiconductor Inc Power configuring device and method thereof
CN102478942A (en) * 2010-11-30 2012-05-30 鸿富锦精密工业（深圳）有限公司 Voltage identification signal setting device and computer
DE102011016532A1 (en) * 2010-12-10 2012-06-14 Daimler Ag Charging device for battery of motor vehicle, has charging unit for charging battery, and alternating current inputs of charging unit
US9128720B2 (en) * 2011-07-14 2015-09-08 Qualcomm Incorporated Methods and apparatus for voltage scaling
TWI514154B (en) * 2011-12-12 2015-12-21 Via Tech Inc Bridging device and energy saving method thereof
TWI465917B (en) * 2011-12-12 2014-12-21 Via Tech Inc Bridging device and energy saving method thereof
TWI483104B (en) * 2011-12-20 2015-05-01 Hon Hai Prec Ind Co Ltd Electronic device testing system and method
US8988139B2 (en) * 2013-05-28 2015-03-24 International Business Machines Corporation Self-selected variable power integrated circuit
KR20150085642A (en) 2014-01-16 2015-07-24 삼성전자주식회사 Power supply, electronic apparatus including the same and method for power supplying
US9639105B2 (en) 2014-11-18 2017-05-02 International Business Machines Corporation Thermal management in a multi-phase power system
CN104572373A (en) * 2015-01-05 2015-04-29 浪潮电子信息产业股份有限公司 SVID based memory voltage level bias testing method
US10310580B2 (en) * 2015-10-09 2019-06-04 Sandisk Technologies Llc Voltage level detection and analog circuit arrangements for memory systems
US10216210B2 (en) * 2017-03-23 2019-02-26 O2Micro Inc. Dual input power management method and system
TWI659588B (en) * 2017-07-13 2019-05-11 瑞昱半導體股份有限公司 Electronic device, power circuit applied to the electronic device and associated method
KR102652805B1 (en) * 2018-03-12 2024-04-01 에스케이하이닉스 주식회사 Power gating circuit and control system the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5086501A (en) * 1989-04-17 1992-02-04 Motorola, Inc. Computing system with selective operating voltage and bus speed
US5659789A (en) * 1995-12-15 1997-08-19 Compaq Computer Corporation Stopclock toggle system for powering two CPUs from a regulator only sized for one CPU

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5142684A (en) * 1989-06-23 1992-08-25 Hand Held Products, Inc. Power conservation in microprocessor controlled devices
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
JPH05108193A (en) * 1991-10-15 1993-04-30 Nec Corp Microcomputer
US5821924A (en) 1992-09-04 1998-10-13 Elonex I.P. Holdings, Ltd. Computer peripherals low-power-consumption standby system
JPH07130170A (en) * 1993-10-29 1995-05-19 Mitsubishi Electric Corp Reference voltage generating circuit
US5534771A (en) * 1994-01-21 1996-07-09 Intel Corporation High precision DC-DC converter
JP3718251B2 (en) * 1994-02-28 2005-11-24 株式会社ルネサステクノロジ Data processing device
JP3474665B2 (en) * 1995-03-02 2003-12-08 富士通株式会社 Power supply control apparatus and method for computer system
JPH08314587A (en) * 1995-05-15 1996-11-29 Nec Corp Power saving power source circuit
US6282662B1 (en) * 1995-08-04 2001-08-28 Dell Usa, L.P. Power management override for portable computers
US5715467A (en) * 1996-04-04 1998-02-03 Vlsi Technology, Inc. Event driven power management control circuit and method therefor
JPH1042549A (en) * 1996-07-24 1998-02-13 Matsushita Electric Ind Co Ltd Integrated circuit
JP3012556B2 (en) * 1997-06-06 2000-02-21 甲府日本電気株式会社 Processor power control method
EP0928060A1 (en) * 1997-12-31 1999-07-07 Koninklijke Philips Electronics N.V. DC/DC converter having improved efficiency
JP2000122753A (en) * 1998-10-15 2000-04-28 Nec Eng Ltd Vrm mispackaging prevention circuit
US6526507B1 (en) * 1999-02-18 2003-02-25 International Business Machines Corporation Data processing system and method for waking a client only in response to receipt of an authenticated Wake-on-LAN packet
JP2000259288A (en) * 1999-03-09 2000-09-22 Toshiba Corp Electronic equipment
US6448672B1 (en) * 2000-02-29 2002-09-10 3Com Corporation Intelligent power supply control for electronic systems requiring multiple voltages

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5086501A (en) * 1989-04-17 1992-02-04 Motorola, Inc. Computing system with selective operating voltage and bus speed
US5659789A (en) * 1995-12-15 1997-08-19 Compaq Computer Corporation Stopclock toggle system for powering two CPUs from a regulator only sized for one CPU

Also Published As

Publication number Publication date
KR20030036629A (en) 2003-05-09
DE60133290T2 (en) 2009-04-30
JP4716642B2 (en) 2011-07-06
WO2002008874A2 (en) 2002-01-31
EP1309909B1 (en) 2008-03-19
EP1309909A2 (en) 2003-05-14
JP2004507809A (en) 2004-03-11
KR100881774B1 (en) 2009-02-09
AU2001261294A1 (en) 2002-02-05
CN1202457C (en) 2005-05-18
TW573242B (en) 2004-01-21
DE60133290D1 (en) 2008-04-30
BR0112739A (en) 2003-07-01
US6748545B1 (en) 2004-06-08
CN1443319A (en) 2003-09-17

Similar Documents

Publication Publication Date Title
WO2002008874A3 (en) Method and apparatus to provide deterministic power-on voltage in a system having processor-controlled voltage level
WO2006127888A3 (en) Data retention device for power-down applications and method
KR101817631B1 (en) No pop switch
US7181188B2 (en) Method and apparatus for entering a low power mode
US7103785B2 (en) Method and apparatus for power management event wake up
EP2947536B1 (en) Voltage regulator and voltage regulating method and chip using the same
KR20130072266A (en) Power up circuit with low power sleep mode operation
KR20020075723A (en) Integrated circuit devices having power control logic that inhabits internal leakage current loss during sleep mode operation and methods of operating same
US7240222B1 (en) Using ACPI power button signal for remotely controlling the power of a PC
WO2005013111A3 (en) Voltage regulator with bypass for multi-voltage storage system
US20040043734A1 (en) Semiconductor device
KR101740223B1 (en) Reducing current leakage in a semiconductor device
WO2003019340A3 (en) Method and apparatus for regulating the voltage supplied to a computer system
KR100765586B1 (en) Controlling signal states and leakage current during a sleep mode
CN109062392B (en) Equipment, method and system for automatically switching power supply of server board card
US20060123261A1 (en) Deep power saving by disabling clock distribution without separate clock distribution for power management logic
US20040210779A1 (en) Control circuit for power voltage
US8018247B2 (en) Apparatus and method for reducing power consumption using selective power gating
US7185212B2 (en) Method for PCI express power management using a PCI PM mechanism in a computer system
US20050235169A1 (en) Power reduction for unintentional activation of a wireless input device
US5799177A (en) Automatic external clock detect and source select circuit
US20030234780A1 (en) Power management system for liquid crystal displays
US7675278B2 (en) Power distribution current limiting switch including a current limit blanking period providing a burst of current
US7185213B2 (en) Method for PCI Express power management using a PCI PM mechanism in a computer system
US7206883B2 (en) Interruption control system and method

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 018131832

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 1020037001023

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2001935179

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020037001023

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2001935179

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642