WO2001016741A2 - Semaphore control of shared-memory - Google Patents
Semaphore control of shared-memory Download PDFInfo
- Publication number
- WO2001016741A2 WO2001016741A2 PCT/US2000/024217 US0024217W WO0116741A2 WO 2001016741 A2 WO2001016741 A2 WO 2001016741A2 US 0024217 W US0024217 W US 0024217W WO 0116741 A2 WO0116741 A2 WO 0116741A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- shared memory
- semaphore
- processing nodes
- pointer
- processor
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
- G06F9/526—Mutual exclusion algorithms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0284—Multiple user address space allocation, e.g. using different base addresses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0817—Cache consistency protocols using directory methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
- G06F8/45—Exploiting coarse grain parallelism in compilation, i.e. parallelism between groups of instructions
- G06F8/457—Communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
- G06F9/5016—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals the resource being the memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/544—Buffers; Shared memory; Pipes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0837—Cache consistency protocols with software control, e.g. non-cacheable data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2209/00—Indexing scheme relating to G06F9/00
- G06F2209/52—Indexing scheme relating to G06F9/52
- G06F2209/523—Mode
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Hardware Redundancy (AREA)
- Information Transfer Systems (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU69497/00A AU6949700A (en) | 1999-08-31 | 2000-08-31 | Semaphore control of shared-memory |
EP00957948A EP1214651A2 (en) | 1999-08-31 | 2000-08-31 | Semaphore control of shared-memory |
CA002382927A CA2382927A1 (en) | 1999-08-31 | 2000-08-31 | Semaphore control of shared-memory |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15215199P | 1999-08-31 | 1999-08-31 | |
US60/152,151 | 1999-08-31 | ||
US60/220,794 | 2000-07-25 | ||
US22074800P | 2000-07-26 | 2000-07-26 | |
US22097400P | 2000-07-26 | 2000-07-26 | |
US60/220,748 | 2000-07-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001016741A2 true WO2001016741A2 (en) | 2001-03-08 |
WO2001016741A3 WO2001016741A3 (en) | 2001-09-20 |
Family
ID=27387201
Family Applications (9)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/024039 WO2001016760A1 (en) | 1999-08-31 | 2000-08-31 | Switchable shared-memory cluster |
PCT/US2000/024248 WO2001016742A2 (en) | 1999-08-31 | 2000-08-31 | Network shared memory |
PCT/US2000/024150 WO2001016738A2 (en) | 1999-08-31 | 2000-08-31 | Efficient page ownership control |
PCT/US2000/024298 WO2001016743A2 (en) | 1999-08-31 | 2000-08-31 | Shared memory disk |
PCT/US2000/024210 WO2001016740A2 (en) | 1999-08-31 | 2000-08-31 | Efficient event waiting |
PCT/US2000/024147 WO2001016737A2 (en) | 1999-08-31 | 2000-08-31 | Cache-coherent shared-memory cluster |
PCT/US2000/024217 WO2001016741A2 (en) | 1999-08-31 | 2000-08-31 | Semaphore control of shared-memory |
PCT/US2000/024216 WO2001016761A2 (en) | 1999-08-31 | 2000-08-31 | Efficient page allocation |
PCT/US2000/024329 WO2001016750A2 (en) | 1999-08-31 | 2000-08-31 | High-availability, shared-memory cluster |
Family Applications Before (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/024039 WO2001016760A1 (en) | 1999-08-31 | 2000-08-31 | Switchable shared-memory cluster |
PCT/US2000/024248 WO2001016742A2 (en) | 1999-08-31 | 2000-08-31 | Network shared memory |
PCT/US2000/024150 WO2001016738A2 (en) | 1999-08-31 | 2000-08-31 | Efficient page ownership control |
PCT/US2000/024298 WO2001016743A2 (en) | 1999-08-31 | 2000-08-31 | Shared memory disk |
PCT/US2000/024210 WO2001016740A2 (en) | 1999-08-31 | 2000-08-31 | Efficient event waiting |
PCT/US2000/024147 WO2001016737A2 (en) | 1999-08-31 | 2000-08-31 | Cache-coherent shared-memory cluster |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/024216 WO2001016761A2 (en) | 1999-08-31 | 2000-08-31 | Efficient page allocation |
PCT/US2000/024329 WO2001016750A2 (en) | 1999-08-31 | 2000-08-31 | High-availability, shared-memory cluster |
Country Status (4)
Country | Link |
---|---|
EP (3) | EP1214653A2 (en) |
AU (9) | AU7108300A (en) |
CA (3) | CA2382927A1 (en) |
WO (9) | WO2001016760A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1895413A3 (en) * | 2006-08-18 | 2009-09-30 | Fujitsu Limited | Access monitoring method and device for shared memory |
WO2013012524A1 (en) * | 2011-07-19 | 2013-01-24 | Qualcomm Incorporated | Synchronization of shader operation |
WO2014088726A1 (en) * | 2012-12-07 | 2014-06-12 | Intel Corporation | Memory based semaphores |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003007134A1 (en) * | 2001-07-13 | 2003-01-23 | Koninklijke Philips Electronics N.V. | Method of running a media application and a media system with job control |
US6920485B2 (en) | 2001-10-04 | 2005-07-19 | Hewlett-Packard Development Company, L.P. | Packet processing in shared memory multi-computer systems |
US6999998B2 (en) | 2001-10-04 | 2006-02-14 | Hewlett-Packard Development Company, L.P. | Shared memory coupling of network infrastructure devices |
US7254745B2 (en) | 2002-10-03 | 2007-08-07 | International Business Machines Corporation | Diagnostic probe management in data processing systems |
US7685381B2 (en) | 2007-03-01 | 2010-03-23 | International Business Machines Corporation | Employing a data structure of readily accessible units of memory to facilitate memory access |
US7899663B2 (en) | 2007-03-30 | 2011-03-01 | International Business Machines Corporation | Providing memory consistency in an emulated processing environment |
EP2851807B1 (en) * | 2013-05-28 | 2017-09-20 | Huawei Technologies Co., Ltd. | Method and system for supporting resource isolation under multi-core architecture |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4725946A (en) * | 1985-06-27 | 1988-02-16 | Honeywell Information Systems Inc. | P and V instructions for semaphore architecture in a multiprogramming/multiprocessing environment |
US5367690A (en) * | 1991-02-14 | 1994-11-22 | Cray Research, Inc. | Multiprocessing system using indirect addressing to access respective local semaphore registers bits for setting the bit or branching if the bit is set |
EP0769740A1 (en) * | 1995-10-17 | 1997-04-23 | International Business Machines Corporation | Inter-object communication |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3668644A (en) * | 1970-02-09 | 1972-06-06 | Burroughs Corp | Failsafe memory system |
US4484262A (en) * | 1979-01-09 | 1984-11-20 | Sullivan Herbert W | Shared memory computer method and apparatus |
US4403283A (en) * | 1980-07-28 | 1983-09-06 | Ncr Corporation | Extended memory system and method |
US4414624A (en) * | 1980-11-19 | 1983-11-08 | The United States Of America As Represented By The Secretary Of The Navy | Multiple-microcomputer processing |
JPH063589B2 (en) * | 1987-10-29 | 1994-01-12 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Address replacement device |
US5175839A (en) * | 1987-12-24 | 1992-12-29 | Fujitsu Limited | Storage control system in a computer system for double-writing |
EP0343646B1 (en) * | 1988-05-26 | 1995-12-13 | Hitachi, Ltd. | Task execution control method for a multiprocessor system with enhanced post/wait procedure |
US4992935A (en) * | 1988-07-12 | 1991-02-12 | International Business Machines Corporation | Bit map search by competitive processors |
US4965717A (en) * | 1988-12-09 | 1990-10-23 | Tandem Computers Incorporated | Multiple processor system having shared memory with private-write capability |
EP0457308B1 (en) * | 1990-05-18 | 1997-01-22 | Fujitsu Limited | Data processing system having an input/output path disconnecting mechanism and method for controlling the data processing system |
US5206952A (en) * | 1990-09-12 | 1993-04-27 | Cray Research, Inc. | Fault tolerant networking architecture |
JPH04271453A (en) * | 1991-02-27 | 1992-09-28 | Toshiba Corp | Composite electronic computer |
EP0528538B1 (en) * | 1991-07-18 | 1998-12-23 | Tandem Computers Incorporated | Mirrored memory multi processor system |
US5315707A (en) * | 1992-01-10 | 1994-05-24 | Digital Equipment Corporation | Multiprocessor buffer system |
US5398331A (en) * | 1992-07-08 | 1995-03-14 | International Business Machines Corporation | Shared storage controller for dual copy shared data |
US5434975A (en) * | 1992-09-24 | 1995-07-18 | At&T Corp. | System for interconnecting a synchronous path having semaphores and an asynchronous path having message queuing for interprocess communications |
DE4238593A1 (en) * | 1992-11-16 | 1994-05-19 | Ibm | Multiprocessor computer system |
JP2963298B2 (en) * | 1993-03-26 | 1999-10-18 | 富士通株式会社 | Recovery method of exclusive control instruction in duplicated shared memory and computer system |
US5590308A (en) * | 1993-09-01 | 1996-12-31 | International Business Machines Corporation | Method and apparatus for reducing false invalidations in distributed systems |
US5664089A (en) * | 1994-04-26 | 1997-09-02 | Unisys Corporation | Multiple power domain power loss detection and interface disable |
US5636359A (en) * | 1994-06-20 | 1997-06-03 | International Business Machines Corporation | Performance enhancement system and method for a hierarchical data cache using a RAID parity scheme |
US5940870A (en) * | 1996-05-21 | 1999-08-17 | Industrial Technology Research Institute | Address translation for shared-memory multiprocessor clustering |
US5784699A (en) * | 1996-05-24 | 1998-07-21 | Oracle Corporation | Dynamic memory allocation in a computer using a bit map index |
JPH10142298A (en) * | 1996-11-15 | 1998-05-29 | Advantest Corp | Testing device for ic device |
US5829029A (en) * | 1996-12-18 | 1998-10-27 | Bull Hn Information Systems Inc. | Private cache miss and access management in a multiprocessor system with shared memory |
US5918248A (en) * | 1996-12-30 | 1999-06-29 | Northern Telecom Limited | Shared memory control algorithm for mutual exclusion and rollback |
US6360303B1 (en) * | 1997-09-30 | 2002-03-19 | Compaq Computer Corporation | Partitioning memory shared by multiple processors of a distributed processing system |
DE69715203T2 (en) * | 1997-10-10 | 2003-07-31 | Bull Sa | A data processing system with cc-NUMA (cache coherent, non-uniform memory access) architecture and cache memory contained in local memory for remote access |
-
2000
- 2000-08-31 EP EP00959876A patent/EP1214653A2/en not_active Withdrawn
- 2000-08-31 AU AU71083/00A patent/AU7108300A/en not_active Abandoned
- 2000-08-31 AU AU71085/00A patent/AU7108500A/en not_active Abandoned
- 2000-08-31 WO PCT/US2000/024039 patent/WO2001016760A1/en active Search and Examination
- 2000-08-31 WO PCT/US2000/024248 patent/WO2001016742A2/en active Search and Examination
- 2000-08-31 CA CA002382927A patent/CA2382927A1/en not_active Abandoned
- 2000-08-31 WO PCT/US2000/024150 patent/WO2001016738A2/en active Search and Examination
- 2000-08-31 WO PCT/US2000/024298 patent/WO2001016743A2/en active Search and Examination
- 2000-08-31 AU AU74742/00A patent/AU7474200A/en not_active Abandoned
- 2000-08-31 WO PCT/US2000/024210 patent/WO2001016740A2/en active Search and Examination
- 2000-08-31 AU AU71136/00A patent/AU7113600A/en not_active Abandoned
- 2000-08-31 WO PCT/US2000/024147 patent/WO2001016737A2/en active Search and Examination
- 2000-08-31 WO PCT/US2000/024217 patent/WO2001016741A2/en active Search and Examination
- 2000-08-31 AU AU71007/00A patent/AU7100700A/en not_active Abandoned
- 2000-08-31 CA CA002382728A patent/CA2382728A1/en not_active Abandoned
- 2000-08-31 CA CA002382929A patent/CA2382929A1/en not_active Abandoned
- 2000-08-31 EP EP00957948A patent/EP1214651A2/en not_active Withdrawn
- 2000-08-31 AU AU71121/00A patent/AU7112100A/en not_active Abandoned
- 2000-08-31 AU AU71100/00A patent/AU7110000A/en not_active Abandoned
- 2000-08-31 AU AU69496/00A patent/AU6949600A/en not_active Abandoned
- 2000-08-31 WO PCT/US2000/024216 patent/WO2001016761A2/en active Search and Examination
- 2000-08-31 EP EP00959824A patent/EP1214652A2/en not_active Withdrawn
- 2000-08-31 WO PCT/US2000/024329 patent/WO2001016750A2/en active Search and Examination
- 2000-08-31 AU AU69497/00A patent/AU6949700A/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4725946A (en) * | 1985-06-27 | 1988-02-16 | Honeywell Information Systems Inc. | P and V instructions for semaphore architecture in a multiprogramming/multiprocessing environment |
US5367690A (en) * | 1991-02-14 | 1994-11-22 | Cray Research, Inc. | Multiprocessing system using indirect addressing to access respective local semaphore registers bits for setting the bit or branching if the bit is set |
EP0769740A1 (en) * | 1995-10-17 | 1997-04-23 | International Business Machines Corporation | Inter-object communication |
Non-Patent Citations (1)
Title |
---|
MAHENDRA RAMACHANDRAN, MUKESH SINGHAL: "DECENTRALIZED SEMAPHORE SUPPORT IN A VIRTUAL SHARED-MEMORY SYSTEM" JOURNAL OF SUPERCOMPUTING,NL,KLUWER ACADEMIC PUBLISHERS, DORDRECHT, vol. 9, no. 1/02, 1995, pages 51-70, XP000521882 ISSN: 0920-8542 * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1895413A3 (en) * | 2006-08-18 | 2009-09-30 | Fujitsu Limited | Access monitoring method and device for shared memory |
WO2013012524A1 (en) * | 2011-07-19 | 2013-01-24 | Qualcomm Incorporated | Synchronization of shader operation |
US9442780B2 (en) | 2011-07-19 | 2016-09-13 | Qualcomm Incorporated | Synchronization of shader operation |
WO2014088726A1 (en) * | 2012-12-07 | 2014-06-12 | Intel Corporation | Memory based semaphores |
US9064437B2 (en) | 2012-12-07 | 2015-06-23 | Intel Corporation | Memory based semaphores |
US10078879B2 (en) | 2012-12-07 | 2018-09-18 | Intel Corporation | Process synchronization between engines using data in a memory location |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7145837B2 (en) | Global recovery for time of day synchronization | |
KR101291016B1 (en) | Registering a user-handler in hardware for transactional memory event handling | |
US7668923B2 (en) | Master-slave adapter | |
JP4160925B2 (en) | Method and system for communication between processing units in a multiprocessor computer system including a cross-chip communication mechanism in a distributed node topology | |
US5574945A (en) | Multi channel inter-processor coupling facility processing received commands stored in memory absent status error of channels | |
US20050091383A1 (en) | Efficient zero copy transfer of messages between nodes in a data processing system | |
JP6238898B2 (en) | System and method for providing and managing message queues for multi-node applications in a middleware machine environment | |
US7552236B2 (en) | Routing interrupts in a multi-node system | |
US20010052054A1 (en) | Apparatus and method for partitioned memory protection in cache coherent symmetric multiprocessor systems | |
JP2009506403A (en) | Direct update software transactional memory | |
US20050080920A1 (en) | Interpartition control facility for processing commands that effectuate direct memory to memory information transfer | |
Arvind et al. | Two fundamental issues in multiprocessing | |
KR20200014378A (en) | Job management | |
WO2001016741A2 (en) | Semaphore control of shared-memory | |
JPH0512126A (en) | Device and method for address conversion for virtual computer | |
US5909574A (en) | Computing system with exception handler and method of handling exceptions in a computing system | |
US20070130303A1 (en) | Apparatus, system, and method for recovering messages from a failed node | |
US20050078708A1 (en) | Formatting packet headers in a communications adapter | |
US6823498B2 (en) | Masterless building block binding to partitions | |
US20040128351A1 (en) | Mechanism to broadcast transactions to multiple agents in a multi-node system | |
JPH06309285A (en) | Communication processing circuit for parallel computer | |
US7073031B1 (en) | Multi-processor system having data coherency | |
CN113076282A (en) | Deadlock processing method for processor on-chip network | |
Zertal et al. | Communication/synchronisation mechanism for multiprocessor on Chip architectures | |
JPH09146903A (en) | Data transfer control method for parallel computer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US US US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US US US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2382927 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000957948 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2000957948 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000957948 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
DPE2 | Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101) |