WO2000033626A1 - Printed circuit boards with integrated passive components and method for making same - Google Patents

Printed circuit boards with integrated passive components and method for making same Download PDF

Info

Publication number
WO2000033626A1
WO2000033626A1 PCT/US1999/028244 US9928244W WO0033626A1 WO 2000033626 A1 WO2000033626 A1 WO 2000033626A1 US 9928244 W US9928244 W US 9928244W WO 0033626 A1 WO0033626 A1 WO 0033626A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit board
layer
printed circuit
ink
electrical
Prior art date
Application number
PCT/US1999/028244
Other languages
French (fr)
Inventor
Michael F. Ehman
Larry L. Eslinger
Original Assignee
Bourns, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bourns, Inc. filed Critical Bourns, Inc.
Priority to AU19269/00A priority Critical patent/AU1926900A/en
Publication of WO2000033626A1 publication Critical patent/WO2000033626A1/en

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/165—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed inductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0183—Dielectric layers
    • H05K2201/0187—Dielectric layers with regions of different dielectrics in the same layer, e.g. in a printed capacitor for locally changing the dielectric properties
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203—Fillers and particles
    • H05K2201/0206—Materials
    • H05K2201/0209—Inorganic, non-metallic particles
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/08—Magnetic details
    • H05K2201/083—Magnetic materials
    • H05K2201/086—Magnetic materials for inductive purposes, e.g. printed inductor with ferrite core
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0502—Patterning and lithography
    • H05K2203/0545—Pattern for applying drops or paste; Applying a pattern made of drops or paste
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24926—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including ceramic, glass, porcelain or quartz layer

Definitions

  • This invention relates to printed circuit boards, and more particularly to multi-layer printed circuit boards having integrated passive resistors, capacitors and inductors.
  • circuit boards however did not accommodate other passive components within multiple individual layers of the printed circuit board. Consequently a need exists for a multi-layer printed circuit board and method for manufacturing the multi-layer printed circuit board which accommodates multiple passive components such as resistors, capacitors and inductors within the individual layers of the printed circuit board.
  • the present invention provides a multi-layer printed circuit board and a method for manufacturing the printed circuit board using conventional multi-layer core materials and having resistor, capacitor, and inductor elements on one or more intermediate layers of the printed circuit board.
  • the method for producing the multi-layer printed circuit board utilizes a material system where the resistors, and portions of the capacitors and inductors are fabricated from polymer thick film inks that are screen printed onto the printed circuit board and then fired at temperatures compatible with the common printed circuit board materials, such as glass or epoxy (FR4, FR5, etc.).
  • the method for producing the multi-layer printed circuit board of the present invention can accommodate multiple passive elements that vary in value from other elements contained on the same layer, and the value of the elements contained on each individual layer may be adjusted after screen printing.
  • the screening process to apply one or more of the passive elements on to one or more layers of the printed circuit board is completed prior to bonding the layers together to form the multi-layer board.
  • the passive components can also be produced at least in part from a polymer thick film (PTF) resistive paste which may be screened onto the surface of a printed circuit. PTF paste having different resistivities may be blended with each other prior to screening onto the circuit board to achieve specific sheet resistivities.
  • PTF polymer thick film
  • a pattern of circuit paths for electrically connecting the passive components is formed on the surface of one or more layers of the multi-layer printed circuit board using any conventional technique well known in the art.
  • the circuit paths may be prepared from a copper clad substrate using a photolithographic process in which the desired conductor paths are photolithographically reproduced on the printed circuit board from a photo mask. Areas are provided between adjacent conductors which are to be connected by the screened components.
  • Each layer of the multi-layer board is baked in an oven after completion of the screening process to completely dry and fire the PTF material.
  • the individual layers of the multi-layer board may thereafter be bonded to each other in any conventional, known manner, for example by the use of B-stage thermal setting resin for bondings FR4 epoxy multi-layer boards.
  • FIG. 1 is a cross-sectional side view of a multi-layer printed circuit board having passive integrated components on intermediate layers manufactured according to the method of this invention
  • FIG.2 is atop plan view of one layer of the multi-layer printed circuit board of FIG. 1 ;
  • FIG. 3 is an enlarged top plan view of a portion of the layer of FIG. 2.
  • FIG. 1 shows a three-layer printed circuit board 10 of the present invention.
  • Printed circuit board 10 consists of three layers 12, 14 and 16.
  • Layers 12-16 may be manufactured from any material used for multi-layer printed circuit boards, for example an epoxy resin impregnated glass fiber matrix commonly referred to as FR4 or a polyamide resin material. Other materials such as glass in the case of rigid boards or polymeric tape such as CAPTON tape for flexible printed circuit boards can be utilized. Combinations of rigid, flexible and rigid/flexible printed circuit boards are also contemplated by the present invention.
  • Layers 12- 16 are bonded to each other by intermediate layers 18 and 20 in any well known manner, for example by use of a B-stage thermal setting resin.
  • printed circuit board 10 is illustrated with respect to three layers, the multi-layer printed circuit board of the present invention contemplates any number of layers.
  • each layer may contain one or more electrical circuits 22 having a pattern of electrical conductors 24 formed on one side of the layer using any suitable method known in the art.
  • the metal conductor lines of circuit 22 are first formed on the printed circuit board material leaving spaces where a passive element such as a resistor 26 would be placed.
  • these lines follows standard printed circuit board fabrication techniques, well known in the art, such as for example using a photolithographic process in which undesired portions of a layer of copper bonded to the layer 14 are selectively etched away in an acid etch bath after the copper layer has been coated with a photo resist such as Dynachem brand photo laminar, exposed to a source of ultraviolet light through a photo mask containing the desired pattern of electrical conductors, and then developed using, for example, a potassium carbonate solution.
  • an electrical circuit is positioned on both the upper and lower surfaces of each layer of the PCB.
  • a pattern of one or more of the resistors 26 may be screened onto one or more layers of the multi-layer printed circuit board as shown in FIG. 2.
  • the board is chemically cleaned in preparation for the screening of the resistors 26 thereon.
  • a preferred method of cleaning involves spraying a mild acid micro etch, for example sodium persulphate, onto the surface of the board and then passing the board through a stream of warm forced air to dry the board.
  • the resistors 26 placed on each layer are manufactured from a polymer resistor ink such as a resistive paste having a known sheet resistivity. Any commercially resistive paste or polymer resistor ink can be used. Polymer resistor ink or resistive paste will be referred to as polymer thick film or PTF.
  • the PTF may be applied to the layer using a screening process using, for example, a PRESCO Model CP-8115 screen printer to apply the PTF.
  • the PTF is forced through a 200 mesh stainless steel screen having a pattern embossed thereon corresponding to the pattern of resistors to be screened on the layer.
  • the PTF is applied such that it overlaps the associated portion of the electrical circuit 22.
  • the layer with the PTF is then heated to approximately 230 °C for such time as the PTF is cured.
  • the time and temperature of the curing cycle will vary slightly depending upon the type and thickness of the ink.
  • the PTF materials is available in different resistivities which can be blended to yield resistors having specific resistance values.
  • the tolerance of the resister needs to be adjusted, then laser trimming, a procedure well known in the art is performed. This process of screening the resistors to the individual layers of the printed circuit board is repeated for each layer that requires a resistor with the exception of the top level of the printed circuit board 10. Should the printed circuit board only require resistors the individual layers 12-16 are then treated with standard bonding agents 18 and 20, assembled in a stack, and bonded using standard techniques known in the industry, such as in an autoclave. If the top side 28 of the printed circuit board 10 also requires resistors, then the top side resistors are screen printed and cured as in the inner layers of the printed circuit board.
  • the resistance values of the cured or "fired" resistors can range from 40 milliohms per square to 1 megaohm per square depending upon the electronic design requirements. Factors which also may affect the final value of the resistors include print thickness and degree of cure. Resistors having resistance values which differ from each other within a limited range may be printed with one screening operation on a common layer, by using PTF of the same sheet resistivity and by varying the aspect ratio, i.e., the length and width dimensions, of each resistor printed on the layer. Resistors outside of one decade range may still be printed on a common layer by using additional printing and firing operations culminating with laser trimming. As noted in FIG. 3 the PTF is screened between conductors, for example, conductors 30 and 32.
  • Conductors 30 and 32 may be copper circuit paths or any other electrical conductor which may be used in conjunction with a printed circuit board.
  • copper conductors especially when the conductors are approximately 1.4 mils or more thick, it has been found to be beneficial to screen print thin layers of silver ink 34 and 36 over each edge of the conductors 30 and 32 prior to screening the PTF onto the surface of each layer.
  • Preferred is nickel strike at the contacts; Ag, Pd Ag or Pt Ag alternative.
  • the silver ink decreases the contact resistance between the conductors 30, 32 and the resistor and reduces the effect of oxidation of the underlying copper.
  • the silver ink also eliminates the tendency of the resistor to crack at the junction between the resistive paste and the thick copper termination.
  • each resistor may be subject to high ambient humidity, it may prove advantageous to coat each resistor with a dielectric material 38 after the resistors 26 have been screened and cured.
  • FIG. 3 also shows how each resistor 26 may be trimmed using a laser trimming process in a manner well known in the art to create a void 40 in the resistor which will increase the resistance of the resistor.
  • the resistance of each resistor is monitored during the trimming process and the laser trimming operation is controlled using a feedback loop which monitors the resistance as the laser removes material from the body of the resistor.
  • the printed circuit board 10 of the present invention can also include additional discrete components such as capacitors 42 on each individual layer 12-16.
  • the capacitor comprises metal plates 44 and 46 attached to the upper surface of a bottom layer of the circuit board and the bottom surface of an upper layer of the printed circuit board respectively.
  • the metal plates 44 and 46 are formed on the bottom of one layer and on the top of the adjoining layer which is consistent with the manufacture of standard "double-sided" printed circuit boards.
  • Plates 44 and 46 are formed during the process of making the metal conductor lines on the printed circuit board wherein the metal conductor line is widened to form the capacitor plates as seen best in FIG. 2.
  • Metal plates 44 and 46 are shaped so that the area is determined by the amount of capacitance desired and the dielectric constant of the dielectric of the capacitor wherein this relationship is well known in the art.
  • the dielectric 48 is located between the capacitor plates 44 and 46.
  • a layer of polymer dielectric ink is screen printed onto the printed circuit board such that the capacitor ink covers the capacitor plates formed by the widened conductor lines.
  • the layer of the printed circuit board with the polymer dielectric ink is then heated to approximately 230 °C for such time as the ink is cured.
  • the time and temperature of the curing cycle will vary slightly depending upon the type and thickness of the polymer dielectric ink.
  • the specific type and thickness of the ink is determined upon the performance characteristics of the printed circuit board. Any commercially available dielectric ink is suitable as the dielectric. If the tolerance of the capacitor needs to be adjusted, then laser trimming of the dielectric is performed. This printing process is then repeated for each layer of the printed circuit board that requires a capacitor with the exception of the top level of the board.
  • the layers are then treated with standard bonding agents known in the industry, assembled into a stack, and bonded using standard techniques such as an autoclave. If a particular layer of the printed circuit board also requires resistors then the preferred method of manufacturing is to screen print and cure the dielectric layer first, then screen print and cure the resistors.
  • the printed circuit board 10 can also contain planar inductors 50 as an integrated passive component.
  • Inductor 50 includes an inductive element 52 shaped in the required form on the bottom side of an upper layer as a part of the metallic conductor lines, similar to plates 44 and 46 for the capacitor, by widening the metal conductor lines.
  • the conductive elements of the inductor can be formed on the top side of a layer and the magnetic PTF material screen printed over it.
  • the inductor also includes a magnetic or ferrite layer 54 on the top side of an adjacent bottom layer.
  • inductive element 52 would be located on the bottom of PCB layer 14 and magnetic or ferrite layer 54 would be on the top surface of PCB layer 16.
  • the magnetic or ferrite layer 54 is a magnetic or ferrite polymer ink screened on the top surface of a PCB layer in the area aligned with the planar inductor pattern on the bottom side of the adjacent top layer.
  • any commercially available magnetic or ferrite polymer ink is suitable as the magnetic or ferrite layer.
  • the layer is heated to approximately 230 °C for such time as the ink is cured.
  • the time and temperature of the curing cycle will vary slightly depending upon the type and thickness of the ink.
  • the method for manufacturing a printed circuit board layer having resistors, capacitors and inductors would provide for the top side of the layer to be processed with the capacitors screened and cured, then the resistors screened and cured, then the magnetic polymer inks screened and cured.
  • the order of screening and curing is not absolutely critical, it is preferred that the magnetic material be screened and cured last so as to minimize undesirable growth of magnetic domains in the magnetic polymer inks.
  • FIG. 1 illustrates how multiple layers 12, 14 and 16 of the multi-layer printed circuit board may be joined using intermediate layers 18 and 20 of B-stage thermal setting resin between each layer. After bonding the layers together, one or more holes 56 may be drilled through one or more of the layers to make electrical contact between various of the circuits 22 and the passive components or other components 58 and 60 mounted on the top surface 28 of the printed circuit board.
  • the printed circuit board and the method for its manufacture of this invention results in the formation of passive components that are buried in the PCB with the required electrical properties at processing temperatures that do not impact the mechanical or electrical properties of the PCB and remain flexible to withstand the pressures and flexing of the PCB during fabrication of the PCB itself, the insertion or mounting of other electrical parts or mounting in an electronics assembly.
  • This invention further provides the advantage of not requiring equipment beyond the normal operations of a printed circuit board fabricator, nor does it require changes to the standard printed circuit board materials.
  • the polymer ink based components will flex and retain their shape under severe, repeated flexures and since they are cured at the temperatures associated with the autoclave bonding process and the soldering temperatures normally associated with the assembly of other electronic components on the PCB. These components have the additional benefit of curing well below the glass transition temperature of the rigid boards, and well within the processing range of the polymer tapes utilized in flexible circuit boards.
  • the mechanical strength and flexure characteristics make the passive components an ideal match for use with flexible printed circuit boards.

Abstract

A multi-layered printed circuit board (10) having a plurality of buried passive elements (26, 42, 50) and a method for producing the circuit board (10) wherein the passive elements can include resistors (26), capacitors (42) and inductors (50). The method includes the steps of manufacturing individual layers (12, 14, 16) of the multi-layer printed circuit board (10) with electrical circuits thereon and subsequently screening polymer inks having resistive, dielectric or magnetic values to form the resistors (26), capacitors (42) and inductors (50). Each layer (12, 14, 16) of the circuit board (10) is cured to dry the polymer ink and thereafter the individual layers are bonded together to form the multi-layer board (10).

Description

PRINTED CIRCUIT BOARDS WITH INTEGRATED
PASSIVE COMPONENTS AND METHOD FOR MAKING SAME
FIELD OF THE INVENTION This invention relates to printed circuit boards, and more particularly to multi-layer printed circuit boards having integrated passive resistors, capacitors and inductors.
BACKGROUND OF THE INVENTION
The electronics industry is driven by the continual requirements to reduce space and reduce cost. A significant amount of the space and the cost of a populated printed circuit board is in the passive components such as resistors, capacitors and inductors. When systems designers shrink a board, the logical path would be to bury these passive components into the circuit board itself. Companies and laboratories throughout the world have tried to accomplish this but have failed due to either high temperature processing requirements of the materials used to fabricate the components, coefficient of thermal expansion mismatch, or flexure of the board which fractures or distorts the materials used to fabricate the components.
Frequently, electronic circuits contained on printed circuit boards require a very large number of passive components to perform various functions, such as terminating circuits, current limiters or digital attenuators. One method used to increase the density of conductor paths on printed circuit boards has been through the use of multi-layer boards in which multiple layers, each containing etched copper circuitry, are sandwiched together. In addition to the method in which individual printed circuit layers are separately fabricated using, for example, a photolithographic process, and then laminated together, there have been uses of thin, screened-on insulating layers between multiple conductor planes to increase the density of conductors on a circuit board. In the past, multi-layer printed circuit boards having screened-on resistors have been produced. Such circuit boards however did not accommodate other passive components within multiple individual layers of the printed circuit board. Consequently a need exists for a multi-layer printed circuit board and method for manufacturing the multi-layer printed circuit board which accommodates multiple passive components such as resistors, capacitors and inductors within the individual layers of the printed circuit board.
SUMMARY OF THE INVENTION
The present invention provides a multi-layer printed circuit board and a method for manufacturing the printed circuit board using conventional multi-layer core materials and having resistor, capacitor, and inductor elements on one or more intermediate layers of the printed circuit board. The method for producing the multi-layer printed circuit board utilizes a material system where the resistors, and portions of the capacitors and inductors are fabricated from polymer thick film inks that are screen printed onto the printed circuit board and then fired at temperatures compatible with the common printed circuit board materials, such as glass or epoxy (FR4, FR5, etc.).
The method for producing the multi-layer printed circuit board of the present invention can accommodate multiple passive elements that vary in value from other elements contained on the same layer, and the value of the elements contained on each individual layer may be adjusted after screen printing. The screening process to apply one or more of the passive elements on to one or more layers of the printed circuit board is completed prior to bonding the layers together to form the multi-layer board. The passive components can also be produced at least in part from a polymer thick film (PTF) resistive paste which may be screened onto the surface of a printed circuit. PTF paste having different resistivities may be blended with each other prior to screening onto the circuit board to achieve specific sheet resistivities. A pattern of circuit paths for electrically connecting the passive components is formed on the surface of one or more layers of the multi-layer printed circuit board using any conventional technique well known in the art. For example, the circuit paths may be prepared from a copper clad substrate using a photolithographic process in which the desired conductor paths are photolithographically reproduced on the printed circuit board from a photo mask. Areas are provided between adjacent conductors which are to be connected by the screened components. Each layer of the multi-layer board is baked in an oven after completion of the screening process to completely dry and fire the PTF material. The individual layers of the multi-layer board may thereafter be bonded to each other in any conventional, known manner, for example by the use of B-stage thermal setting resin for bondings FR4 epoxy multi-layer boards.
BRIEF DESCRIPTION OF THE DRAWINGS
The features and advantages of the present invention will be more readily understood from an examination of the detailed description of a preferred embodiment in conjunction with the accompanying drawings wherein:
FIG. 1 is a cross-sectional side view of a multi-layer printed circuit board having passive integrated components on intermediate layers manufactured according to the method of this invention; FIG.2 is atop plan view of one layer of the multi-layer printed circuit board of FIG. 1 ; and
FIG. 3 is an enlarged top plan view of a portion of the layer of FIG. 2.
DETAILED DESCRIPTION
Referring to the drawings, FIG. 1 shows a three-layer printed circuit board 10 of the present invention. Printed circuit board 10 consists of three layers 12, 14 and 16. Layers 12-16 may be manufactured from any material used for multi-layer printed circuit boards, for example an epoxy resin impregnated glass fiber matrix commonly referred to as FR4 or a polyamide resin material. Other materials such as glass in the case of rigid boards or polymeric tape such as CAPTON tape for flexible printed circuit boards can be utilized. Combinations of rigid, flexible and rigid/flexible printed circuit boards are also contemplated by the present invention. Layers 12- 16 are bonded to each other by intermediate layers 18 and 20 in any well known manner, for example by use of a B-stage thermal setting resin. Although printed circuit board 10 is illustrated with respect to three layers, the multi-layer printed circuit board of the present invention contemplates any number of layers.
As shown in FIG. 2 each layer, for example layer 14, may contain one or more electrical circuits 22 having a pattern of electrical conductors 24 formed on one side of the layer using any suitable method known in the art. The metal conductor lines of circuit 22 are first formed on the printed circuit board material leaving spaces where a passive element such as a resistor 26 would be placed. The formation of these lines follows standard printed circuit board fabrication techniques, well known in the art, such as for example using a photolithographic process in which undesired portions of a layer of copper bonded to the layer 14 are selectively etched away in an acid etch bath after the copper layer has been coated with a photo resist such as Dynachem brand photo laminar, exposed to a source of ultraviolet light through a photo mask containing the desired pattern of electrical conductors, and then developed using, for example, a potassium carbonate solution. Typically, an electrical circuit is positioned on both the upper and lower surfaces of each layer of the PCB.
A pattern of one or more of the resistors 26 may be screened onto one or more layers of the multi-layer printed circuit board as shown in FIG. 2. After producing the electrical circuit 22 on layer 14, the board is chemically cleaned in preparation for the screening of the resistors 26 thereon. A preferred method of cleaning involves spraying a mild acid micro etch, for example sodium persulphate, onto the surface of the board and then passing the board through a stream of warm forced air to dry the board. The resistors 26 placed on each layer are manufactured from a polymer resistor ink such as a resistive paste having a known sheet resistivity. Any commercially resistive paste or polymer resistor ink can be used. Polymer resistor ink or resistive paste will be referred to as polymer thick film or PTF. The PTF may be applied to the layer using a screening process using, for example, a PRESCO Model CP-8115 screen printer to apply the PTF. The PTF is forced through a 200 mesh stainless steel screen having a pattern embossed thereon corresponding to the pattern of resistors to be screened on the layer. The PTF is applied such that it overlaps the associated portion of the electrical circuit 22. The layer with the PTF is then heated to approximately 230 °C for such time as the PTF is cured. The time and temperature of the curing cycle will vary slightly depending upon the type and thickness of the ink. The PTF materials is available in different resistivities which can be blended to yield resistors having specific resistance values. If the tolerance of the resister needs to be adjusted, then laser trimming, a procedure well known in the art is performed. This process of screening the resistors to the individual layers of the printed circuit board is repeated for each layer that requires a resistor with the exception of the top level of the printed circuit board 10. Should the printed circuit board only require resistors the individual layers 12-16 are then treated with standard bonding agents 18 and 20, assembled in a stack, and bonded using standard techniques known in the industry, such as in an autoclave. If the top side 28 of the printed circuit board 10 also requires resistors, then the top side resistors are screen printed and cured as in the inner layers of the printed circuit board.
The resistance values of the cured or "fired" resistors can range from 40 milliohms per square to 1 megaohm per square depending upon the electronic design requirements. Factors which also may affect the final value of the resistors include print thickness and degree of cure. Resistors having resistance values which differ from each other within a limited range may be printed with one screening operation on a common layer, by using PTF of the same sheet resistivity and by varying the aspect ratio, i.e., the length and width dimensions, of each resistor printed on the layer. Resistors outside of one decade range may still be printed on a common layer by using additional printing and firing operations culminating with laser trimming. As noted in FIG. 3 the PTF is screened between conductors, for example, conductors 30 and 32. Conductors 30 and 32 may be copper circuit paths or any other electrical conductor which may be used in conjunction with a printed circuit board. When copper conductors are used, especially when the conductors are approximately 1.4 mils or more thick, it has been found to be beneficial to screen print thin layers of silver ink 34 and 36 over each edge of the conductors 30 and 32 prior to screening the PTF onto the surface of each layer. Preferred is nickel strike at the contacts; Ag, Pd Ag or Pt Ag alternative. The silver ink decreases the contact resistance between the conductors 30, 32 and the resistor and reduces the effect of oxidation of the underlying copper. The silver ink also eliminates the tendency of the resistor to crack at the junction between the resistive paste and the thick copper termination. Cracking at this junction will create partial and/or complete open circuits of the resistors, which will cause them to be unusable. In some instances, especially when the completed printed circuit board may be subject to high ambient humidity, it may prove advantageous to coat each resistor with a dielectric material 38 after the resistors 26 have been screened and cured.
FIG. 3 also shows how each resistor 26 may be trimmed using a laser trimming process in a manner well known in the art to create a void 40 in the resistor which will increase the resistance of the resistor. Preferably, the resistance of each resistor is monitored during the trimming process and the laser trimming operation is controlled using a feedback loop which monitors the resistance as the laser removes material from the body of the resistor.
The printed circuit board 10 of the present invention can also include additional discrete components such as capacitors 42 on each individual layer 12-16. The capacitor comprises metal plates 44 and 46 attached to the upper surface of a bottom layer of the circuit board and the bottom surface of an upper layer of the printed circuit board respectively. In other words the metal plates 44 and 46 are formed on the bottom of one layer and on the top of the adjoining layer which is consistent with the manufacture of standard "double-sided" printed circuit boards.
Plates 44 and 46 are formed during the process of making the metal conductor lines on the printed circuit board wherein the metal conductor line is widened to form the capacitor plates as seen best in FIG. 2. Metal plates 44 and 46 are shaped so that the area is determined by the amount of capacitance desired and the dielectric constant of the dielectric of the capacitor wherein this relationship is well known in the art. The dielectric 48 is located between the capacitor plates 44 and 46. A layer of polymer dielectric ink is screen printed onto the printed circuit board such that the capacitor ink covers the capacitor plates formed by the widened conductor lines. The layer of the printed circuit board with the polymer dielectric ink is then heated to approximately 230 °C for such time as the ink is cured. The time and temperature of the curing cycle will vary slightly depending upon the type and thickness of the polymer dielectric ink. The specific type and thickness of the ink is determined upon the performance characteristics of the printed circuit board. Any commercially available dielectric ink is suitable as the dielectric. If the tolerance of the capacitor needs to be adjusted, then laser trimming of the dielectric is performed. This printing process is then repeated for each layer of the printed circuit board that requires a capacitor with the exception of the top level of the board. The layers are then treated with standard bonding agents known in the industry, assembled into a stack, and bonded using standard techniques such as an autoclave. If a particular layer of the printed circuit board also requires resistors then the preferred method of manufacturing is to screen print and cure the dielectric layer first, then screen print and cure the resistors. After the resistors are cured the layer is coated with the bonding agent, stacked and bonded as described above. If there are resistors on the top surface of the printed circuit board they would be screened and cured as previously described. The printed circuit board 10 can also contain planar inductors 50 as an integrated passive component. Inductor 50 includes an inductive element 52 shaped in the required form on the bottom side of an upper layer as a part of the metallic conductor lines, similar to plates 44 and 46 for the capacitor, by widening the metal conductor lines. Alternatively the conductive elements of the inductor can be formed on the top side of a layer and the magnetic PTF material screen printed over it. The inductor also includes a magnetic or ferrite layer 54 on the top side of an adjacent bottom layer. In other words, for example inductive element 52 would be located on the bottom of PCB layer 14 and magnetic or ferrite layer 54 would be on the top surface of PCB layer 16. The magnetic or ferrite layer 54 is a magnetic or ferrite polymer ink screened on the top surface of a PCB layer in the area aligned with the planar inductor pattern on the bottom side of the adjacent top layer.
Any commercially available magnetic or ferrite polymer ink is suitable as the magnetic or ferrite layer. After the magnetic of ferrite layer is screened onto the printed circuit board layer the layer is heated to approximately 230 °C for such time as the ink is cured. The time and temperature of the curing cycle will vary slightly depending upon the type and thickness of the ink. The method for manufacturing a printed circuit board layer having resistors, capacitors and inductors would provide for the top side of the layer to be processed with the capacitors screened and cured, then the resistors screened and cured, then the magnetic polymer inks screened and cured. Although the order of screening and curing is not absolutely critical, it is preferred that the magnetic material be screened and cured last so as to minimize undesirable growth of magnetic domains in the magnetic polymer inks.
FIG. 1 illustrates how multiple layers 12, 14 and 16 of the multi-layer printed circuit board may be joined using intermediate layers 18 and 20 of B-stage thermal setting resin between each layer. After bonding the layers together, one or more holes 56 may be drilled through one or more of the layers to make electrical contact between various of the circuits 22 and the passive components or other components 58 and 60 mounted on the top surface 28 of the printed circuit board.
The printed circuit board and the method for its manufacture of this invention results in the formation of passive components that are buried in the PCB with the required electrical properties at processing temperatures that do not impact the mechanical or electrical properties of the PCB and remain flexible to withstand the pressures and flexing of the PCB during fabrication of the PCB itself, the insertion or mounting of other electrical parts or mounting in an electronics assembly. This invention further provides the advantage of not requiring equipment beyond the normal operations of a printed circuit board fabricator, nor does it require changes to the standard printed circuit board materials. The polymer ink based components will flex and retain their shape under severe, repeated flexures and since they are cured at the temperatures associated with the autoclave bonding process and the soldering temperatures normally associated with the assembly of other electronic components on the PCB. These components have the additional benefit of curing well below the glass transition temperature of the rigid boards, and well within the processing range of the polymer tapes utilized in flexible circuit boards. The mechanical strength and flexure characteristics make the passive components an ideal match for use with flexible printed circuit boards.
Although the present invention has been disclosed and illustrated with respect to a preferred embodiment thereof, it is to be understood that the invention is not to be so limited and that other changes and modifications can be made within the full intended scope of the invention as hereinafter claimed.

Claims

1. A multi-layer printed circuit board having a plurality of buried passive elements comprising: a plurality of circuit board layers bonded together; at least one electrical circuit on each layer; a polymer ink resistor screened on at least one of the layers in electrical contact with the electrical circuit; a capacitor having an upper capacitor plate and a lower capacitor plate formed in the electrical circuits of adjacent circuit board layers and a polymeric ink dielectric screened between the upper and lower capacitor plates; and an inductor element formed in the electrical circuit of a circuit board layer and a polymeric ink layer screened on an adjacent circuit board layer in line with the inductor element.
2. The printed circuit board of claim 1 further having a bonding agent between adjacent printed circuit board layers.
3. The printed circuit board of claim 1 wherein the circuit board layers have an electrical circuit on an upper surface and on a lower surface.
4. The printed circuit board of claim 1 wherein the capacitor plates are integral with the electrical circuit.
5. The printed circuit board of claim 1 wherein the polymeric ink layer is magnetic.
6. The printed circuit board of claim 1 wherein the polymeric ink layer is ferrite.
7. A multi-layer printed circuit board comprising: a plurality of circuit board layers bonded together; an electrical circuit on an upper surface and a lower surface of each printed circuit board layer; a first buried passive element screened in electrical contact with the electrical circuits between adjacent circuit board layers; and a second and different buried passive element screened in electrical contact with the electrical circuits between adjacent circuit board layers, wherein the second passive element is an inductor having an inductor element formed in the electrical circuit of a circuit board layer and a polymeric ink layer screened on an adjacent circuit board layer in line with the inductor element.
8. The printed circuit board of claim 7 wherein the first passive element is a capacitor having an upper capacitor plate and a lower capacitor plate formed in the electrical circuits of adjacent circuit board layers and a polymeric ink dielectric screened between the upper and lower capacitor plates.
9. The printed circuit board of claim 8 further comprising a third buried passive element positioned between adjacent printed circuit board layers.
10. The printed circuit board of claim 9 wherein the third passive element comprises a resistor.
11. A method for producing a printed circuit board having a plurality of circuit board layers comprising: generating electrical circuits on each individual circuit board layer, the electrical circuits having portions to accommodate passive components; depositing a first polymer ink on the electrical circuits to form at least one first passive component; curing the first polymer ink; depositing a second and different polymer ink on the electrical circuits to form at least one second passive component, wherein the second passive component is an inductor having an inductor element formed in the electrical circuit of one of the circuit board layers and wherein the polymer ink is screened on an adjacent circuit board layer in line with the inductor element; curing the second polymer ink; and bonding the circuit board layers together to form a multi-layer printed circuit board.
12. The method of claim 11 wherein the first polymer ink is a polymer dielectric ink and the first passive component is a capacitor.
13. The method of claim 11 wherein the first polymer ink is a polymer resistor ink and the first passive component is a resistor.
PCT/US1999/028244 1998-12-02 1999-11-30 Printed circuit boards with integrated passive components and method for making same WO2000033626A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU19269/00A AU1926900A (en) 1998-12-02 1999-11-30 Printed circuit boards with integrated passive components and method for making same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/204,130 1998-12-02
US09/204,130 US6021050A (en) 1998-12-02 1998-12-02 Printed circuit boards with integrated passive components and method for making same

Publications (1)

Publication Number Publication Date
WO2000033626A1 true WO2000033626A1 (en) 2000-06-08

Family

ID=22756764

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/028244 WO2000033626A1 (en) 1998-12-02 1999-11-30 Printed circuit boards with integrated passive components and method for making same

Country Status (3)

Country Link
US (1) US6021050A (en)
AU (1) AU1926900A (en)
WO (1) WO2000033626A1 (en)

Families Citing this family (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020053734A1 (en) * 1993-11-16 2002-05-09 Formfactor, Inc. Probe card assembly and kit, and methods of making same
US20100065963A1 (en) * 1995-05-26 2010-03-18 Formfactor, Inc. Method of wirebonding that utilizes a gas flow within a capillary from which a wire is played out
US6688607B2 (en) 1997-04-18 2004-02-10 Henkel Loctite Corporation Material for sealing threaded pipe joints, and dispenser therefor
JP3322199B2 (en) * 1998-01-06 2002-09-09 株式会社村田製作所 Multilayer ceramic substrate and method of manufacturing the same
US6618238B2 (en) * 1998-04-01 2003-09-09 Polyclad Laminates, Inc. Parallel plate buried capacitor
US20040109298A1 (en) * 1998-05-04 2004-06-10 Hartman William F. Dielectric material including particulate filler
US6171921B1 (en) * 1998-06-05 2001-01-09 Motorola, Inc. Method for forming a thick-film resistor and thick-film resistor formed thereby
WO2000056128A1 (en) * 1999-03-17 2000-09-21 Motorola Inc. Method of manufacturing resistors
US6134117A (en) * 1999-04-16 2000-10-17 Delphi Technologies, Inc. Method for high resolution trimming of PCB components
US6268225B1 (en) * 1999-07-15 2001-07-31 Viking Technology Corporation Fabrication method for integrated passive component
KR20080111567A (en) * 1999-09-02 2008-12-23 이비덴 가부시키가이샤 Printed circuit board and method of manufacturing printed circuit board
US6356455B1 (en) * 1999-09-23 2002-03-12 Morton International, Inc. Thin integral resistor/capacitor/inductor package, method of manufacture
US6414850B1 (en) 2000-01-11 2002-07-02 Cisco Technology, Inc. Method and apparatus for decoupling ball grid array devices
JP2001257471A (en) * 2000-03-10 2001-09-21 Ngk Insulators Ltd Multilayer wiring board and manufacturing method thereof
US7262611B2 (en) * 2000-03-17 2007-08-28 Formfactor, Inc. Apparatuses and methods for planarizing a semiconductor contactor
SG100666A1 (en) * 2000-04-04 2003-12-26 Nec Tokin Corp Wiring board comprising granular magnetic film
US6586676B2 (en) * 2000-05-15 2003-07-01 Texas Instruments Incorporated Plastic chip-scale package having integrated passive components
US6278356B1 (en) * 2000-05-17 2001-08-21 Compeq Manufacturing Company Limited Flat, built-in resistors and capacitors for a printed circuit board
SE520151C2 (en) * 2000-06-07 2003-06-03 Shaofang Gong Module for radio communication
JP3933849B2 (en) * 2000-06-30 2007-06-20 松下電器産業株式会社 Portable devices using electronic component assemblies
US6657136B1 (en) * 2000-06-30 2003-12-02 Cisco Technology, Inc. Termination board for mounting on circuit board
US6284982B1 (en) * 2000-08-18 2001-09-04 Ga-Tek Inc. Method and component for forming an embedded resistor in a multi-layer printed circuit
US6633490B2 (en) * 2000-12-13 2003-10-14 International Business Machines Corporation Electronic board assembly including two elementary boards each carrying connectors on an edge thereof
US6798666B1 (en) * 2000-12-29 2004-09-28 Ncr Corporation Introducing loss in a power bus to reduce EMI and electrical noise
US20020158305A1 (en) * 2001-01-05 2002-10-31 Sidharth Dalmia Organic substrate having integrated passive components
US6621012B2 (en) * 2001-02-01 2003-09-16 International Business Machines Corporation Insertion of electrical component within a via of a printed circuit board
JP2002252297A (en) * 2001-02-23 2002-09-06 Hitachi Ltd Electronic circuit device using multilayer circuit board
US7049929B1 (en) 2001-05-01 2006-05-23 Tessera, Inc. Resistor process
TW497126B (en) * 2001-05-03 2002-08-01 Comchip Technology Co Ltd Discrete circuit component and its manufacturing method
DE10122393A1 (en) * 2001-05-09 2002-11-14 Philips Corp Intellectual Pty Flexible conductor foil with an electronic circuit
US7016490B2 (en) 2001-05-21 2006-03-21 Conexant Systems, Inc. Circuit board capacitor structure for forming a high voltage isolation barrier
AU2002344789A1 (en) * 2001-06-19 2003-01-02 E.L. Specialists, Inc. Uv-curable inks for ptf laminates (including flexible circuitry)
US6958522B2 (en) * 2001-07-05 2005-10-25 International Business Machines Corporation Method to fabricate passive components using conductive polymer
US6452110B1 (en) 2001-07-05 2002-09-17 International Business Machines Corporation Patterning microelectronic features without using photoresists
US6729019B2 (en) * 2001-07-11 2004-05-04 Formfactor, Inc. Method of manufacturing a probe card
EP1411553A4 (en) * 2001-07-12 2008-09-03 Hitachi Ltd Electronic circuit component
US6720595B2 (en) * 2001-08-06 2004-04-13 International Business Machines Corporation Three-dimensional island pixel photo-sensor
DE10139707A1 (en) * 2001-08-11 2003-02-20 Philips Corp Intellectual Pty circuit board
US6610417B2 (en) * 2001-10-04 2003-08-26 Oak-Mitsui, Inc. Nickel coated copper as electrodes for embedded passive devices
JP2003332749A (en) * 2002-01-11 2003-11-21 Denso Corp Passive device built-in substrate, its fabrication method, and material for building passive device built-in substrate
JP2003249763A (en) * 2002-02-25 2003-09-05 Fujitsu Ltd Multilayer interconnection board and manufacturing method thereof
US7442408B2 (en) * 2002-03-26 2008-10-28 Hewlett-Packard Development Company, L.P. Methods for ink-jet printing circuitry
US6716036B2 (en) * 2002-05-15 2004-04-06 Ormet Circuits, Inc. Method of attaching circuitry to a modular jack connector using electrically conductive paste
US7260890B2 (en) * 2002-06-26 2007-08-28 Georgia Tech Research Corporation Methods for fabricating three-dimensional all organic interconnect structures
US6987307B2 (en) 2002-06-26 2006-01-17 Georgia Tech Research Corporation Stand-alone organic-based passive devices
US6900708B2 (en) * 2002-06-26 2005-05-31 Georgia Tech Research Corporation Integrated passive devices fabricated utilizing multi-layer, organic laminates
AU2003269917A1 (en) * 2002-07-24 2004-02-09 Eggs In The Pipeline, Llc. Attachable modular electronic systems
JP3690378B2 (en) * 2002-07-26 2005-08-31 株式会社 日立ディスプレイズ Display device
US6898846B2 (en) * 2002-08-21 2005-05-31 Potomac Photonics, Inc. Method and components for manufacturing multi-layer modular electrical circuits
JP3835381B2 (en) * 2002-09-04 2006-10-18 株式会社村田製作所 Multilayer electronic components
US20040108134A1 (en) * 2002-10-11 2004-06-10 Borland William J. Printed wiring boards having low inductance embedded capacitors and methods of making same
GB0225202D0 (en) 2002-10-30 2002-12-11 Hewlett Packard Co Electronic components
US6844505B1 (en) * 2002-11-04 2005-01-18 Ncr Corporation Reducing noise effects in circuit boards
JP4228677B2 (en) * 2002-12-06 2009-02-25 パナソニック株式会社 Circuit board
TW556452B (en) * 2003-01-30 2003-10-01 Phoenix Prec Technology Corp Integrated storage plate with embedded passive components and method for fabricating electronic device with the plate
JP2005026525A (en) * 2003-07-03 2005-01-27 Shinko Electric Ind Co Ltd Wiring board and method of manufacturing the same
US20040192039A1 (en) * 2003-03-27 2004-09-30 E Touch Corporation Method of fabricating a multi-layer circuit structure having embedded polymer resistors
US7489914B2 (en) * 2003-03-28 2009-02-10 Georgia Tech Research Corporation Multi-band RF transceiver with passive reuse in organic substrates
JP4069787B2 (en) * 2003-04-04 2008-04-02 株式会社デンソー Multilayer substrate and manufacturing method thereof
TWI226101B (en) * 2003-06-19 2005-01-01 Advanced Semiconductor Eng Build-up manufacturing process of IC substrate with embedded parallel capacitor
US7100270B2 (en) * 2003-09-25 2006-09-05 Tong Hsing Electric Industries Ltd. Method of fabricating a thin film integrated circuit with thick film resistors
DE10358282A1 (en) * 2003-12-12 2005-07-28 Georg Bernitz Component and method for its production
US20060074166A1 (en) * 2003-12-19 2006-04-06 Tpl, Inc. Title And Interest In An Application Moldable high dielectric constant nano-composites
US20060074164A1 (en) * 2003-12-19 2006-04-06 Tpl, Inc. Structured composite dielectrics
US20080128961A1 (en) * 2003-12-19 2008-06-05 Tpl, Inc. Moldable high dielectric constant nano-composites
JP4342353B2 (en) * 2004-03-17 2009-10-14 三洋電機株式会社 Circuit device and manufacturing method thereof
US7321496B2 (en) * 2004-03-19 2008-01-22 Matsushita Electric Industrial Co., Ltd. Flexible substrate, multilayer flexible substrate and process for producing the same
US7757631B2 (en) * 2004-05-26 2010-07-20 Hewlett-Packard Development Company, L.P. Apparatus for forming a circuit
DE102004029200B4 (en) * 2004-06-16 2006-10-19 Infineon Technologies Ag Method for producing an electronic circuit and a substrate for an electronic circuit
US8345433B2 (en) * 2004-07-08 2013-01-01 Avx Corporation Heterogeneous organic laminate stack ups for high frequency applications
US7365428B2 (en) * 2004-10-22 2008-04-29 Intel Corporation Array capacitor with resistive structure
US20060093732A1 (en) * 2004-10-29 2006-05-04 David Schut Ink-jet printing of coupling agents for trace or circuit deposition templating
US20060213686A1 (en) * 2004-12-28 2006-09-28 Shin-Hsien Wu Cut Via Structure For And Manufacturing Method Of Connecting Separate Conductors
US7687724B2 (en) 2005-01-10 2010-03-30 Endicott Interconnect Technologies, Inc. Circuitized substrate with internal resistor, method of making said circuitized substrate, and electrical assembly utilizing said circuitized substrate
US7235745B2 (en) * 2005-01-10 2007-06-26 Endicott Interconnect Technologies, Inc. Resistor material with metal component for use in circuitized substrates, circuitized substrate utilizing same, method of making said ciruitized substrate, and information handling system utilizing said ciruitized substrate
JP2006293726A (en) * 2005-04-12 2006-10-26 Matsushita Electric Ind Co Ltd Design method of electronic component
US7429510B2 (en) * 2005-07-05 2008-09-30 Endicott Interconnect Technologies, Inc. Method of making a capacitive substrate using photoimageable dielectric for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate
DE102005044306A1 (en) * 2005-09-16 2007-03-22 Polyic Gmbh & Co. Kg Electronic circuit and method for producing such
US20100025095A1 (en) * 2005-10-12 2010-02-04 Li Hui Guo Device Carrying an Intergrated Circuit/Components and Method of Producing the Same
US7423608B2 (en) * 2005-12-20 2008-09-09 Motorola, Inc. High impedance electromagnetic surface and method
US7439840B2 (en) 2006-06-27 2008-10-21 Jacket Micro Devices, Inc. Methods and apparatuses for high-performing multi-layer inductors
US20080171418A1 (en) * 2006-08-04 2008-07-17 International Business Machines Corporation Method to Fabricate Passive Components Using Conductive Polymer
US7808434B2 (en) * 2006-08-09 2010-10-05 Avx Corporation Systems and methods for integrated antennae structures in multilayer organic-based printed circuit devices
US7504550B2 (en) * 2006-08-31 2009-03-17 Kimberly-Clark Worldwide, Inc. Conductive porous materials
US20080054408A1 (en) * 2006-08-31 2008-03-06 Kimberly-Clark Worldwide, Inc. Conduction through a flexible substrate in an article
US20080057693A1 (en) * 2006-08-31 2008-03-06 Kimberly-Clark Worldwide, Inc. Electrical conductivity bridge in a conductive multilayer article
US7989895B2 (en) * 2006-11-15 2011-08-02 Avx Corporation Integration using package stacking with multi-layer organic substrates
US7570493B2 (en) * 2006-11-16 2009-08-04 Sony Ericsson Mobile Communications Printed circuit board with embedded circuit component
US20080135282A1 (en) * 2006-12-11 2008-06-12 Motorola, Inc. Printed multilayer circuit containing active devices and method of manufaturing
US7742276B2 (en) * 2007-03-30 2010-06-22 Industrial Technology Research Institute Wiring structure of laminated capacitors
TW200919676A (en) * 2007-10-17 2009-05-01 Phoenix Prec Technology Corp Packaging substrate structure having capacitor embedded therein and method for manufacturing the same
US8240027B2 (en) * 2008-01-16 2012-08-14 Endicott Interconnect Technologies, Inc. Method of making circuitized substrates having film resistors as part thereof
DE102009010874A1 (en) * 2009-02-27 2010-09-02 Siemens Aktiengesellschaft Multi-layer circuit arrangement and method for its production
KR101046138B1 (en) * 2009-07-17 2011-07-01 삼성전기주식회사 Multilayer Wiring Board and Manufacturing Method Thereof
US9330826B1 (en) 2010-02-12 2016-05-03 The Board Of Trustees Of The University Of Alabama For And On Behalf Of The University Of Alabama Integrated architecture for power converters
US9263950B2 (en) 2010-04-30 2016-02-16 The Board Of Trustees Of The University Of Alabama Coupled inductors for improved power converter
US8492658B2 (en) 2010-11-16 2013-07-23 International Business Machines Corporation Laminate capacitor stack inside a printed circuit board for electromagnetic compatibility capacitance
WO2014129279A1 (en) * 2013-02-19 2014-08-28 株式会社村田製作所 Inductor bridge and electronic device
US9170233B2 (en) * 2013-04-23 2015-10-27 Ricoh Company, Ltd. Magnetic permeability detector, developing device, image forming apparatus, and oscillation signal frequency calculation method therefor
CN106686887A (en) * 2017-02-14 2017-05-17 江苏普诺威电子股份有限公司 Manufacturing method of buried resistor circuit board

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4870746A (en) * 1988-11-07 1989-10-03 Litton Systems, Inc. Method of making a multilayer printed circuit board having screened-on resistors
US5225969A (en) * 1989-12-15 1993-07-06 Tdk Corporation Multilayer hybrid circuit
US5354599A (en) * 1992-09-24 1994-10-11 Hughes Aircraft Company Dielectric vias within multi-layer 3-dimensional structures/substrates
US5384434A (en) * 1992-03-02 1995-01-24 Murata Manufacturing Co., Ltd. Multilayer ceramic circuit board
US5814366A (en) * 1995-07-17 1998-09-29 Sumitomo Metal Electronics Devices Inc. Method of manufacturing multilayered ceramic substrate

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3913219A (en) * 1974-05-24 1975-10-21 Lichtblau G J Planar circuit fabrication process
US3947956A (en) * 1974-07-03 1976-04-06 The University Of Sherbrooke Multilayer thick-film hybrid circuits method and process for constructing same
US4416914A (en) * 1980-12-29 1983-11-22 General Electric Company Electrical conductors arranged in multiple layers and preparation thereof
DE3143995A1 (en) * 1981-11-05 1983-05-19 Preh, Elektrofeinmechanische Werke, Jakob Preh, Nachf. Gmbh & Co, 8740 Bad Neustadt THICK FILM CAPACITOR IN PRESSURE SWITCHING TECHNOLOGY
DE3241225A1 (en) * 1982-11-09 1984-05-10 F & O Electronic Systems GmbH & Co, 6901 Neckarsteinach METHOD FOR THE PRODUCTION OF ELECTRONIC SWITCHING ELEMENTS AND / OR CIRCUITS IN MULTILAYER THICK FILM TECHNOLOGY (MULTILAYER THICK FILM TECHNOLOGY) ON A SUBSTRATE AND SWITCHING ELEMENTS MANUFACTURED AND ITS DESIGN
US4566186A (en) * 1984-06-29 1986-01-28 Tektronix, Inc. Multilayer interconnect circuitry using photoimageable dielectric
US4774634A (en) * 1986-01-21 1988-09-27 Key Tronic Corporation Printed circuit board assembly
CA1249064A (en) * 1987-07-06 1989-01-17 Reginald B.P. Bennett Process for application of overlay conductors to surface of printed circuit board assemblies
US5502889A (en) * 1988-06-10 1996-04-02 Sheldahl, Inc. Method for electrically and mechanically connecting at least two conductive layers
US5716663A (en) * 1990-02-09 1998-02-10 Toranaga Technologies Multilayer printed circuit
US5298687A (en) * 1990-12-27 1994-03-29 Remtec, Inc. High-density multilayer interconnection system on a ceramic substrate for high current applications and method of manufacture
US5305523A (en) * 1992-12-24 1994-04-26 International Business Machines Corporation Method of direct transferring of electrically conductive elements into a substrate
US5727310A (en) * 1993-01-08 1998-03-17 Sheldahl, Inc. Method of manufacturing a multilayer electronic circuit
US5347258A (en) * 1993-04-07 1994-09-13 Zycon Corporation Annular resistor coupled with printed circuit board through-hole
US5428190A (en) * 1993-07-02 1995-06-27 Sheldahl, Inc. Rigid-flex board with anisotropic interconnect and method of manufacture
US5527998A (en) * 1993-10-22 1996-06-18 Sheldahl, Inc. Flexible multilayer printed circuit boards and methods of manufacture
IE940943A1 (en) * 1993-12-09 1995-06-14 Methode Electronics Inc Printed plastic circuits and contacts and method for making¹same
US5758575A (en) * 1995-06-07 1998-06-02 Bemis Company Inc. Apparatus for printing an electrical circuit component with print cells in liquid communication
KR0155877B1 (en) * 1995-09-12 1998-12-15 이대원 Multi layer circuit board and manufacturing method of the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4870746A (en) * 1988-11-07 1989-10-03 Litton Systems, Inc. Method of making a multilayer printed circuit board having screened-on resistors
US5225969A (en) * 1989-12-15 1993-07-06 Tdk Corporation Multilayer hybrid circuit
US5384434A (en) * 1992-03-02 1995-01-24 Murata Manufacturing Co., Ltd. Multilayer ceramic circuit board
US5354599A (en) * 1992-09-24 1994-10-11 Hughes Aircraft Company Dielectric vias within multi-layer 3-dimensional structures/substrates
US5814366A (en) * 1995-07-17 1998-09-29 Sumitomo Metal Electronics Devices Inc. Method of manufacturing multilayered ceramic substrate

Also Published As

Publication number Publication date
US6021050A (en) 2000-02-01
AU1926900A (en) 2000-06-19

Similar Documents

Publication Publication Date Title
US6021050A (en) Printed circuit boards with integrated passive components and method for making same
US4870746A (en) Method of making a multilayer printed circuit board having screened-on resistors
KR940009175B1 (en) Multi-printed wiring board
US6631551B1 (en) Method of forming integral passive electrical components on organic circuit board substrates
US7617591B2 (en) Method for fabricating embedded thin film resistors of printed circuit board
CZ2002148A3 (en) Circuits with integrated passive elements and process for producing thereof
US5079065A (en) Printed-circuit substrate and method of making thereof
US4854040A (en) Method of making multilayer pc board using polymer thick films
JP2005142523A (en) Method of manufacturing printed circuit board including buried resistor
US20040108937A1 (en) Ball grid array resistor network
GB2169848A (en) Multi-layer printed circuit board
US6284982B1 (en) Method and component for forming an embedded resistor in a multi-layer printed circuit
US7813141B2 (en) Capacitive/resistive devices, organic dielectric laminates and printed wiring boards incorporating such devices, and methods of making thereof
GB2294363A (en) Flexible multi-layered wiring board
EP0450470B1 (en) Circuit board
US6713399B1 (en) Carbon-conductive ink resistor printed circuit board and its fabrication method
JPH1070363A (en) Method for manufacturing printed wiring board
US20040245210A1 (en) Method for the manufacture of printed circuit boards with embedded resistors
JP3738536B2 (en) Method for manufacturing printed wiring board
JPH08264939A (en) Manufacture of printed wiring board
KR100835660B1 (en) Capacitor, Method of Manufacturing thereof and Printed Circuit Board having the capacitor
US20050062587A1 (en) Method and structure of a substrate with built-in via hole resistors
JP3474895B2 (en) Electrical connection device, method of manufacturing the same, printed wiring board and method of manufacturing the same
KR20070078148A (en) Resistence embedded pcb and manufacturing method thereof
WO2000046837A2 (en) Improved circuit board manufacturing process

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase