WO2000000877A3 - Systems and methods for on-chip storage of virtual connection descriptors - Google Patents

Systems and methods for on-chip storage of virtual connection descriptors Download PDF

Info

Publication number
WO2000000877A3
WO2000000877A3 PCT/US1999/014265 US9914265W WO0000877A3 WO 2000000877 A3 WO2000000877 A3 WO 2000000877A3 US 9914265 W US9914265 W US 9914265W WO 0000877 A3 WO0000877 A3 WO 0000877A3
Authority
WO
WIPO (PCT)
Prior art keywords
cache
descriptor
descriptors
processing engine
chip
Prior art date
Application number
PCT/US1999/014265
Other languages
French (fr)
Other versions
WO2000000877A2 (en
Inventor
Simon Chong
Anguo Tony Huang
Man Dieu Trinh
David A Stelliga
Ryszard Bleszynski
Original Assignee
Softcom Microsystems
Simon Chong
Anguo Tony Huang
Man Dieu Trinh
David A Stelliga
Ryszard Bleszynski
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Softcom Microsystems, Simon Chong, Anguo Tony Huang, Man Dieu Trinh, David A Stelliga, Ryszard Bleszynski filed Critical Softcom Microsystems
Priority to DE69931919T priority Critical patent/DE69931919T2/en
Priority to EP99930640A priority patent/EP1095325B1/en
Priority to AU47137/99A priority patent/AU4713799A/en
Publication of WO2000000877A2 publication Critical patent/WO2000000877A2/en
Publication of WO2000000877A3 publication Critical patent/WO2000000877A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46—Interconnection of networks
    • H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
    • H04L12/4608—LAN interconnection over ATM networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/74—Address processing for routing
    • H04L45/745—Address table lookup; Address filtering
    • H04L45/7453—Address table lookup; Address filtering using hashing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9057—Arrangements for supporting packet reassembly or resequencing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9063—Intermediate storage in different physical parts of a node or terminal
    • H04L49/9068—Intermediate storage in different physical parts of a node or terminal in the network interface card
    • H04L49/9073—Early interruption upon arrival of a fraction of a packet
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L61/00—Network arrangements, protocols or services for addressing or naming
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L61/00—Network arrangements, protocols or services for addressing or naming
    • H04L61/09—Mapping addresses
    • H04L61/10—Mapping addresses of different types
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/08—Protocols for interworking; Protocol conversion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/12—Protocol engines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level

Abstract

Systems and methods for storing, caching, VC descriptors on a single-chip network processor (100) to enhance system performance. The single-chip network processor includes an on-chip cache memory that stores VC descriptors for fast retrieval. When a VC descriptor is to be retrieved, a processing engine (10) sends a VC descriptor identifier to a content-addressable memory (CAM) (190), which stores VC descriptors identifiers in association with addresses in the cache where associated VC descriptors are stored. If the desired VC descriptor is stored in the cache, the CAM returns the associated address to the processing engine and the processing engine retrieves the VC descriptor from the cache memory. If the VC descriptor is not stored in the cache, the CAM returns a miss signal to the processing engine, and the processing engine retrieves the VC descriptor from an off-chip memory. In this manner, VC descriptors associated with high bandwidth VCs are stored to the cache and retrieved much quicker from the cache than from the off-chip memory.
PCT/US1999/014265 1998-06-27 1999-06-25 Systems and methods for on-chip storage of virtual connection descriptors WO2000000877A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE69931919T DE69931919T2 (en) 1998-06-27 1999-06-25 SYSTEMS AND METHOD FOR ON-CHIP STORAGE OF VIRTUAL CONNECTING DESCRIPTORS
EP99930640A EP1095325B1 (en) 1998-06-27 1999-06-25 Systems and methods for on-chip storage of virtual connection descriptors
AU47137/99A AU4713799A (en) 1998-06-27 1999-06-25 Systems and methods for on-chip storage of virtual connection descriptors

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US9093998P 1998-06-27 1998-06-27
US60/090,939 1998-06-27
US09/270,287 US6311212B1 (en) 1998-06-27 1999-03-16 Systems and methods for on-chip storage of virtual connection descriptors
US09/270,287 1999-03-16

Publications (2)

Publication Number Publication Date
WO2000000877A2 WO2000000877A2 (en) 2000-01-06
WO2000000877A3 true WO2000000877A3 (en) 2000-02-17

Family

ID=26782803

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/014265 WO2000000877A2 (en) 1998-06-27 1999-06-25 Systems and methods for on-chip storage of virtual connection descriptors

Country Status (6)

Country Link
US (1) US6311212B1 (en)
EP (1) EP1095325B1 (en)
AT (1) ATE330273T1 (en)
AU (1) AU4713799A (en)
DE (1) DE69931919T2 (en)
WO (1) WO2000000877A2 (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6603768B1 (en) 1998-06-27 2003-08-05 Intel Corporation Multi-protocol conversion assistance method and system for a network accelerator
US6625650B2 (en) * 1998-06-27 2003-09-23 Intel Corporation System for multi-layer broadband provisioning in computer networks
US6604136B1 (en) 1998-06-27 2003-08-05 Intel Corporation Application programming interfaces and methods enabling a host to interface with a network processor
US6657959B1 (en) 1998-06-27 2003-12-02 Intel Corporation Systems and methods for implementing ABR with guaranteed MCR
US6728249B2 (en) 1998-06-27 2004-04-27 Intel Corporation System and method for performing cut-through forwarding in an ATM network supporting LAN emulation
US6724767B1 (en) 1998-06-27 2004-04-20 Intel Corporation Two-dimensional queuing/de-queuing methods and systems for implementing the same
US6735773B1 (en) 1998-06-27 2004-05-11 Intel Corporation Method and apparatus for issuing commands to a network processor configured to provide a plurality of APIs
US6639915B1 (en) * 1999-04-07 2003-10-28 Utstarcom, Inc. Method and apparatus for transmission of voice data in a network structure
JP2003512746A (en) * 1999-05-21 2003-04-02 エイヴィシー・システムズ Fabric router with flit caching
US7046686B1 (en) * 1999-08-17 2006-05-16 Mindspeed Technologies, Inc. Integrated circuit that processes communication packets with a buffer management engine having a pointer cache
US20030099254A1 (en) * 2000-03-03 2003-05-29 Richter Roger K. Systems and methods for interfacing asynchronous and non-asynchronous data media
US20030189940A1 (en) * 2001-07-02 2003-10-09 Globespan Virata Incorporated Communications system using rings architecture
US7002979B1 (en) 2001-08-10 2006-02-21 Utstarcom, Inc. Voice data packet processing system
US7142554B1 (en) 2001-08-13 2006-11-28 Utstarcom, Inc. Voice over network lookup method and apparatus
US6977948B1 (en) 2001-08-13 2005-12-20 Utstarcom, Inc. Jitter buffer state management system for data transmitted between synchronous and asynchronous data networks
US7035250B2 (en) * 2001-08-13 2006-04-25 Utstarcom, Inc. System for organizing voice channel data for network transmission and/or reception
US7149218B2 (en) * 2001-12-05 2006-12-12 International Business Machines Corporation Cache line cut through of limited life data in a data processing system
US7126957B1 (en) 2002-03-07 2006-10-24 Utstarcom, Inc. Media flow method for transferring real-time data between asynchronous and synchronous networks
DE10211054A1 (en) * 2002-03-13 2003-10-09 Advanced Micro Devices Inc USB host controller
US6857937B2 (en) * 2002-05-30 2005-02-22 Komag, Inc. Lapping a head while powered up to eliminate expansion of the head due to heating
DE10234990B4 (en) * 2002-07-31 2007-03-29 Advanced Micro Devices, Inc., Sunnyvale A host controller, method of operation, associated southbridge device, and computer system for controlling the replacement of prefetched descriptors in a cache
WO2004034676A1 (en) * 2002-10-08 2004-04-22 Koninklijke Philips Electronics N.V. Integrated circuit and method for establishing transactions
US7200713B2 (en) * 2004-03-29 2007-04-03 Intel Corporation Method of implementing off-chip cache memory in dual-use SRAM memory for network processors
US7706302B2 (en) * 2004-09-14 2010-04-27 Alcatel Lucent Optimization of routing forwarding database in a network processor
WO2006048826A1 (en) * 2004-11-08 2006-05-11 Koninklijke Philips Electronics N.V. Integrated circuit and method for data transfer in a network on chip environment
DE102005004464A1 (en) * 2005-01-31 2006-10-26 Robert Bosch Gmbh Method for storing messages in a message memory and message memory
US9075730B2 (en) 2012-12-21 2015-07-07 Advanced Micro Devices, Inc. Mechanisms to bound the presence of cache blocks with specific properties in caches

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481536A (en) * 1993-10-29 1996-01-02 Siemens Aktiengesellschaft Method for restoring a prescribed sequence for unordered cell streams in ATM switching technology
US5640399A (en) * 1993-10-20 1997-06-17 Lsi Logic Corporation Single chip network router
US5652872A (en) * 1994-03-08 1997-07-29 Exponential Technology, Inc. Translator having segment bounds encoding for storage in a TLB
US5684954A (en) * 1993-03-20 1997-11-04 International Business Machine Corp. Method and apparatus for providing connection identifier by concatenating CAM's addresses at which containing matched protocol information extracted from multiple protocol header
US5701300A (en) * 1994-12-22 1997-12-23 Electronics And Telecommunications Research Institute Connectionless server for an asynchronous transfer mode network
US5726985A (en) * 1993-10-20 1998-03-10 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5764895A (en) * 1995-01-11 1998-06-09 Sony Corporation Method and apparatus for directing data packets in a local area network device having a plurality of ports interconnected by a high-speed communication bus
US5812550A (en) * 1995-12-23 1998-09-22 Electronics And Telecommunications Research Institute Asynchronous transfer mode (ATM) layer function processing apparatus with an enlarged structure
US5841772A (en) * 1996-03-07 1998-11-24 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5848068A (en) * 1996-03-07 1998-12-08 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5875173A (en) * 1995-06-05 1999-02-23 Nec Corporation Communication control device and method for use in an ATM system operable in an ABR mode
US5920561A (en) * 1996-03-07 1999-07-06 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5978951A (en) * 1997-09-11 1999-11-02 3Com Corporation High speed cache management unit for use in a bridge/router

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5287537A (en) * 1985-11-15 1994-02-15 Data General Corporation Distributed processing system having plural computers each using identical retaining information to identify another computer for executing a received command
GB9205551D0 (en) * 1992-03-13 1992-04-29 Inmos Ltd Cache memory
JPH066362A (en) 1992-06-23 1994-01-14 Hitachi Ltd Message processing load distribution system for host system in lan
US5619650A (en) 1992-12-31 1997-04-08 International Business Machines Corporation Network processor for transforming a message transported from an I/O channel to a network by adding a message identifier and then converting the message
US5414707A (en) * 1993-12-01 1995-05-09 Bell Communications Research, Inc. Broadband ISDN processing method and system
JP2861771B2 (en) * 1993-12-27 1999-02-24 日本電気株式会社 Signaling method using logical relay route information in packet network
US5515370A (en) * 1994-03-31 1996-05-07 Siemens Aktiengesellschaft Circuit arrangement for line units of an ATM switching equipment
JP3740195B2 (en) * 1994-09-09 2006-02-01 株式会社ルネサステクノロジ Data processing device
US5528588A (en) * 1994-09-14 1996-06-18 Fore Systems, Inc. Multicast shared memory
US5684797A (en) * 1995-04-05 1997-11-04 International Business Machines Corporation ATM cell multicasting method and apparatus
EP0742677A3 (en) * 1995-05-08 1999-09-15 Fujitsu Limited Header converting method
US5751951A (en) 1995-10-30 1998-05-12 Mitsubishi Electric Information Technology Center America, Inc. Network interface
US5974466A (en) * 1995-12-28 1999-10-26 Hitachi, Ltd. ATM controller and ATM communication control device
US6076141A (en) * 1996-01-24 2000-06-13 Sun Microsytems, Inc. Look-up switch accelerator and method of operating same
US6128303A (en) * 1996-05-09 2000-10-03 Maker Communications, Inc. Asynchronous transfer mode cell processing system with scoreboard scheduling
US5764896A (en) 1996-06-28 1998-06-09 Compaq Computer Corporation Method and system for reducing transfer latency when transferring data from a network to a computer system
US5991854A (en) * 1996-07-01 1999-11-23 Sun Microsystems, Inc. Circuit and method for address translation, using update and flush control circuits
US5983332A (en) * 1996-07-01 1999-11-09 Sun Microsystems, Inc. Asynchronous transfer mode (ATM) segmentation and reassembly unit virtual address translation unit architecture
US5956336A (en) * 1996-09-27 1999-09-21 Motorola, Inc. Apparatus and method for concurrent search content addressable memory circuit
US6026467A (en) * 1997-10-01 2000-02-15 Lucent Technologies Inc. Content-addressable memory implemented with a memory management unit
US6003027A (en) * 1997-11-21 1999-12-14 International Business Machines Corporation System and method for determining confidence levels for the results of a categorization system

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5684954A (en) * 1993-03-20 1997-11-04 International Business Machine Corp. Method and apparatus for providing connection identifier by concatenating CAM's addresses at which containing matched protocol information extracted from multiple protocol header
US5640399A (en) * 1993-10-20 1997-06-17 Lsi Logic Corporation Single chip network router
US5726985A (en) * 1993-10-20 1998-03-10 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5481536A (en) * 1993-10-29 1996-01-02 Siemens Aktiengesellschaft Method for restoring a prescribed sequence for unordered cell streams in ATM switching technology
US5652872A (en) * 1994-03-08 1997-07-29 Exponential Technology, Inc. Translator having segment bounds encoding for storage in a TLB
US5701300A (en) * 1994-12-22 1997-12-23 Electronics And Telecommunications Research Institute Connectionless server for an asynchronous transfer mode network
US5764895A (en) * 1995-01-11 1998-06-09 Sony Corporation Method and apparatus for directing data packets in a local area network device having a plurality of ports interconnected by a high-speed communication bus
US5875173A (en) * 1995-06-05 1999-02-23 Nec Corporation Communication control device and method for use in an ATM system operable in an ABR mode
US5812550A (en) * 1995-12-23 1998-09-22 Electronics And Telecommunications Research Institute Asynchronous transfer mode (ATM) layer function processing apparatus with an enlarged structure
US5841772A (en) * 1996-03-07 1998-11-24 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5848068A (en) * 1996-03-07 1998-12-08 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5920561A (en) * 1996-03-07 1999-07-06 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5978951A (en) * 1997-09-11 1999-11-02 3Com Corporation High speed cache management unit for use in a bridge/router

Also Published As

Publication number Publication date
WO2000000877A2 (en) 2000-01-06
EP1095325B1 (en) 2006-06-14
DE69931919D1 (en) 2006-07-27
AU4713799A (en) 2000-01-17
US6311212B1 (en) 2001-10-30
ATE330273T1 (en) 2006-07-15
EP1095325A4 (en) 2004-08-25
DE69931919T2 (en) 2007-01-11
EP1095325A2 (en) 2001-05-02

Similar Documents

Publication Publication Date Title
WO2000000877A3 (en) Systems and methods for on-chip storage of virtual connection descriptors
Feldmeier Improving gateway performance with a routing-table cache
US6266706B1 (en) Fast routing lookup system using complete prefix tree, bit vector, and pointers in a routing table for determining where to route IP datagrams
US6266705B1 (en) Look up mechanism and associated hash table for a network switch
US6826599B1 (en) Method and apparatus for optimizing memory use in network caching
CA2257309A1 (en) Internet file system
CA2216795A1 (en) Server-to-cache protocol for improved web performance
AU2002222858A1 (en) Efficient mapping of signal elements to a limited range of identifiers
EP0833257A3 (en) Apparatus and method for concurrent search content addressable memory circuit
CA2414785A1 (en) Multi-tier caching system
CA2363963A1 (en) Network router search engine using compressed tree forwarding table
WO2001093527A3 (en) System for network addressing
CA2021272A1 (en) Associative map with least recently used (lru) replacement
MY127944A (en) A cache server network
US6839809B1 (en) Methods and apparatus for improving content quality in web caching systems
KR960015237A (en) Data cache array, data caching method and data processing system using same
JPH1198143A (en) Atm repeater
MY116495A (en) Memory management
US20030079104A1 (en) System and method for addressing memory and transferring data
Baer et al. Memory hierarchy design for a multiprocessor look-up engine
Reddaway High speed text retrieval from large databases on a massively parallel processor
Cisco cd through clearlogging server
US5193160A (en) Address translation system with register storing section and area numbers
CA2052364A1 (en) Common bus communication system with reduced interface memories
CN110704338A (en) Address conversion device, artificial intelligence chip and electronic equipment

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1999930640

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1999930640

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWG Wipo information: grant in national office

Ref document number: 1999930640

Country of ref document: EP