WO1991003066A1 - Self-aligned gate process for fabricating field emitter arrays - Google Patents

Self-aligned gate process for fabricating field emitter arrays Download PDF

Info

Publication number
WO1991003066A1
WO1991003066A1 PCT/US1990/002184 US9002184W WO9103066A1 WO 1991003066 A1 WO1991003066 A1 WO 1991003066A1 US 9002184 W US9002184 W US 9002184W WO 9103066 A1 WO9103066 A1 WO 9103066A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
photoresist
field emitter
oxide
depositing
Prior art date
Application number
PCT/US1990/002184
Other languages
French (fr)
Inventor
Zaher Bardai
Randy K. Rolph
Arlene E. Lamb
Robert T. Longo
Arthur E. Manoly
Ralph Forman
Original Assignee
Hughes Aircraft Company
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Company filed Critical Hughes Aircraft Company
Priority to JP50750190A priority Critical patent/JPH04505073A/en
Priority to EP90907546A priority patent/EP0438544B1/en
Priority to DE69016397T priority patent/DE69016397D1/en
Publication of WO1991003066A1 publication Critical patent/WO1991003066A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J9/00Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
    • H01J9/02Manufacture of electrodes or electrode systems
    • H01J9/022Manufacture of electrodes or electrode systems of cold cathodes
    • H01J9/025Manufacture of electrodes or electrode systems of cold cathodes of field emission cathodes

Definitions

  • the present invention relates generally to field emitter arrays, and more particularly to a process for fabricating self-aligned micron-sized field emitter arrays.
  • Field emitter arrays typically comprise a metal/insulator/metal film sandwich with a cellular array of holes through the upper metal and insulator layers, leaving the edges of the upper metal layer (which serves as an accelerator electrode) effectively exposed to the upper surface of the lower metal layer (which serves as an emitter electrode) .
  • a number of conically-shaped electron emitter elements are mounted on the lower metal layer and extend upwardly therefrom such that their respective tips are located in respective holes in the upper metal layer. If appropriate voltages are applied between the emitter electrode, accelerator electrode, and an anode located above the accelerator electrode, electrons are caused to flow from the respective cone tips to the anode. Further details regarding these devices may be found in the papers by C. A. Spindt, "A Thin-Film Field-Emission Cathode", Journal of Applied Physics. Vol. 39, No. 7, June 1986, pages 3504-3505, C. A. Spindt et al., “Physical Properties of Thin-Film Field Emission Cathodes with Molybdenum Cones", Journal of Applied Physics. Vol.
  • the present invention fabricates the arrays in accordance with the following process steps.
  • Substantially conical field emitter elements are formed on a surface of a substrate, after which a layer of oxide is deposited on the substrate surface and over the field emitter elements.
  • a layer of metal is then deposited over the layer of oxide to form a gate metal layer.
  • a layer of photoresist is then deposited over the gate metal layer.
  • the layer of photoresist is then plasma etched in an oxygen atmosphere to cause portions of the photoresist above respective field emitter elements to be removed and thereby provide self-aligned holes in the photoresist over each of the field emitter elements.
  • the exposed gate metal layer above the field emitter elements is then etched using the layer of photoresist as a mask.
  • the photoresist layer is removed, and the layer of oxide is etched to expose the field emitter elements.
  • further processing may be performed to provide a second oxide layer and an anode metal layer in field emission triode devices.
  • FIGS. 1 through 8 illustrate a preferred process of fabricating a field emitter array in accordance with the principles of the present invention.
  • FIGS. 9 and 10 illustrate additional processing steps employed in fabricating a field emission triode.
  • FIGS. 1 and 2 show side and top views, respectively, of a substrate 11 having field emitter elements 12 formed on a surface of the substrate.
  • the substrate 11 and the field emitter elements 12 may be of polysilicon, for example.
  • the substrate 11 is fabricated in a conventional manner to provide an array of emitter elements thereon, with FIG. 2 showing a typical field emitter array.
  • the substrate 11 and the field emitter elements 12 have a metal layer 20 disposed thereover.
  • This metal layer 20 may be of molybdenum, for example.
  • the metal layer 20 is typically deposited over elements 12 and substrate 11 to a thickness of from about 250A to about 2000A, for example. It should be understood, however, that the metal layer 20 may be eliminated in some applications.
  • a layer of oxide 13 is deposited over the surface of the substrate 11 and the field emitter elements 12 (or the metal layer 20 if it is employed) .
  • the oxide layer 13 is typically formed using a chemical vapor deposition process.
  • the oxide layer 13 is deposited to a thickness of from about 5000A to about 15000A, for example.
  • the chromium layer may have a thickness of from about 300A to about lOOOA, while the gold layer may have a thickness of from about 2000A to about 5000A, for example.
  • a layer of photoresist 15 is then deposited over the gate metal layer 14.
  • the layer of photoresist 15 is typically deposited using a conventional spin-on procedure employing Hoechst AZ 1370 photoresist spun on at 4000 RPM for about 20 seconds, for example.
  • the structure of FIG. 4 is then processed to cause portions of the layer of photoresist 15 above respective field emitter elements 12 to be removed, as shown in FIG. 5, and thereby expose respective portions of the gate metal layer 14 above respective tip regions of the field emitter elements 12. This may be accomplished by plasma etching the layer of photoresist 15 in an oxygen environment.
  • the plasma etching operation may be carried out in a plasma discharge stripping and etching system Model No. PDS/PDE- 301 manufactured by LFE Corporation, Waltham,
  • the aforementioned plasma discharge system may be initially evacuated to a pressure of about 0.1 torr, after which a regulated flow of oxygen gas may be passed through the system at a flow rate of about 240 cc per minute and at a pressure of about 3 torr before commencement of the plasma discharge.
  • a plasma discharge is then established in the system for a predetermined time to achieve the desired photoresist removal.
  • precisely-aligned openings 16 are formed directly over respective field emitter elements 12 of the array.
  • the size of the openings 16 may be controlled by appropriately controlling process parameters, including time and power setting of the plasma discharge apparatus and/or the initial thickness of the layer of photoresist 15.
  • the field emitter elements 12 that have been exposed via openings 16 in the preceding step are then etched by means of a conventional etching procedure, for example, using the layer of photoresist 15 as a mask.
  • a mixture of water and potassium iodide may be employed for a time duration of from about 1 minute to about 5 minutes to etch the gold, for example, and potassium permanganate for about 7 seconds, and oxalic for about 7 seconds may be employed to etch the chromium, for example.
  • the layer of photoresist 15 is then removed, and the layer of oxide 13 is etched using a conventional etching procedure using buffered hydrogen fluoride, for example, to expose the field emitter elements 12. This results in a self-aligned cathode structure as shown in FIG. 8.
  • FIGS. 9 and 10 additional processing steps are illustrated that enable fabrication of a self-aligned anode structure above the field emission cathode structure fabricated pursuant to the process of FIGS. 1-8.
  • a second layer of oxide 17 is deposited on top of the gate metal layer 14, after which an additional layer of metal 18, which may serve as an anode metal layer in the resultant device, is deposited over the second layer of oxide 17.
  • FIG. 9 is processed in a manner described above with respect to FIGS. 4-8.
  • a layer of photoresist is applied to the top surface of the anode metal layer 18 and is then plasma etched to remove portions of the layer of photoresist above the elements 12.
  • the anode metal layer 18 is then etched using the layer of photoresist as a mask.
  • the layer of photoresist is then removed, and the first and second oxide layers 13,17 are etched to expose the field emitter elements 12, resulting in the structure shown in FIG. 10.
  • metal may be used instead of polysilicon to form the substrate and the emitter elements.
  • dry etching- of the oxide and metal layers may be employed where anisotropic etching is critical.
  • the gate metal layer may be comprised of metal alloys other than chromium and gold, such as by molybdenum, for example.

Abstract

Conical field emitter elements (12) are formed on a surface of a substrate (11) after which a layer of metal (20) is deposited on top of the substrate surface (11) and over the field emitter elements (12). A layer of oxide (13) is then deposited over the metal layer (20). Another layer of metal (14) is deposited over the layer of oxide (13) to form a gate metal layer (14). A layer of photoresist (15) is then deposited over the gate metal layer (14). The layer of photoresist (15) is then plasma etched in an oxygen atmosphere to cause portions of the photoresist (15) above respective field emitter elements (12) to be removed and provide self-aligned holes in the photoresist (15) over each of the field emitter elements (12). The size of the holes may be controlled by appropriately controlling process parameter, including plasma etching time and power and/or initial photoresist thickness. The exposed gate metal layer (14) is etched using the layer of photoresist (15) as a mask. The photoresist layer (15) is removed, and the layer of oxide (13) is etched to expose the field emitter elements (12). Another oxide layer (17) and an anode metal layer (18) also may be formed over the gate metal layer (14) to produce a self-aligned triode structure.

Description

SELF-ALIGNED GATE PROCESS FOR FABRICATING FIELD EMITTER ARRAYS
BACKGROUND
The present invention relates generally to field emitter arrays, and more particularly to a process for fabricating self-aligned micron-sized field emitter arrays. Recently there has been considerable interest in field emitter arrays for reasons discussed by H. F. Gray et al. in "A Vacuum Field Effect Transistor Using Silicon Field Emitter Arrays", IEDM, 1986, pages 776-779. Field emitter arrays typically comprise a metal/insulator/metal film sandwich with a cellular array of holes through the upper metal and insulator layers, leaving the edges of the upper metal layer (which serves as an accelerator electrode) effectively exposed to the upper surface of the lower metal layer (which serves as an emitter electrode) . A number of conically-shaped electron emitter elements are mounted on the lower metal layer and extend upwardly therefrom such that their respective tips are located in respective holes in the upper metal layer. If appropriate voltages are applied between the emitter electrode, accelerator electrode, and an anode located above the accelerator electrode, electrons are caused to flow from the respective cone tips to the anode. Further details regarding these devices may be found in the papers by C. A. Spindt, "A Thin-Film Field-Emission Cathode", Journal of Applied Physics. Vol. 39, No. 7, June 1986, pages 3504-3505, C. A. Spindt et al., "Physical Properties of Thin-Film Field Emission Cathodes with Molybdenum Cones", Journal of Applied Physics. Vol. 47, No. 12, December 1976, pages 5248-5263, and C. A. Spindt et al., "Recent Progress in Low-Voltage Field-Emission Cathode Development", Journal de Phvsiσue. Vol. 45, No. C-9, December 1984, pages 269-278, and in U.S. Patent No. 3,453,478 to K. R. Shoulders et al. and U.S. Patents Nos. 3,665,241 and 3,755,704 to C. A. Spindt et al. Additional patents disclosing methods for fabricating field emitter array devices are U.S. Patent No. 3,921,022 to J. D. Levine, U.S. Patent No. 3,998,678 to S. Fukase et al., U.S. Patent 4,008,412 to I. Yuito et al., U.S. Patent No. 4,307,507 to H. F. Gray et al., and U.S. Patent No. 4,513,308 to R. F. Greene et al.
In the conventional approaches to fabrication of field emitter arrays, precise alignment and hole size control has been very difficult to achieve, because of the very small geometries and tolerances in the devices.
Typically, in order to obtain precise alignment, it has been necessary to employ a di ficult and time-consuming mask step to insure proper alignment and formation.
Accordingly, it would be advantageous to have a process of fabricating field emitter arrays that was self-aligning and that is less difficult and costly to implement. SUMMARY OF THE INVENTION
In order to provide for an improved process by which to form field emitter arrays, the present invention fabricates the arrays in accordance with the following process steps. Substantially conical field emitter elements are formed on a surface of a substrate, after which a layer of oxide is deposited on the substrate surface and over the field emitter elements. A layer of metal is then deposited over the layer of oxide to form a gate metal layer. A layer of photoresist is then deposited over the gate metal layer.
The layer of photoresist is then plasma etched in an oxygen atmosphere to cause portions of the photoresist above respective field emitter elements to be removed and thereby provide self-aligned holes in the photoresist over each of the field emitter elements. The exposed gate metal layer above the field emitter elements is then etched using the layer of photoresist as a mask. The photoresist layer is removed, and the layer of oxide is etched to expose the field emitter elements.
In addition, further processing may be performed to provide a second oxide layer and an anode metal layer in field emission triode devices.
BRIEF DESCRIPTION OF THE DRAWINGS
The various features and advantages of the present invention may be more readily understood with reference to the following detailed description taken in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which: FIGS. 1 through 8 illustrate a preferred process of fabricating a field emitter array in accordance with the principles of the present invention; and
FIGS. 9 and 10 illustrate additional processing steps employed in fabricating a field emission triode. DETAILED DESCRIPTION
Referring to the drawings, FIGS. 1 and 2 show side and top views, respectively, of a substrate 11 having field emitter elements 12 formed on a surface of the substrate. The substrate 11 and the field emitter elements 12 may be of polysilicon, for example. The substrate 11 is fabricated in a conventional manner to provide an array of emitter elements thereon, with FIG. 2 showing a typical field emitter array. Typically, the substrate 11 and the field emitter elements 12 have a metal layer 20 disposed thereover. This metal layer 20 may be of molybdenum, for example. The metal layer 20 is typically deposited over elements 12 and substrate 11 to a thickness of from about 250A to about 2000A, for example. It should be understood, however, that the metal layer 20 may be eliminated in some applications.
Referring to FIG. 3, a layer of oxide 13 is deposited over the surface of the substrate 11 and the field emitter elements 12 (or the metal layer 20 if it is employed) . The oxide layer 13 is typically formed using a chemical vapor deposition process. The oxide layer 13 is deposited to a thickness of from about 5000A to about 15000A, for example. A gate metal layer 14, comprising a layer of chromium and a layer of gold, for example, is then deposited over the layer of oxide 13. The chromium layer may have a thickness of from about 300A to about lOOOA, while the gold layer may have a thickness of from about 2000A to about 5000A, for example.
With reference to FIG. 4, a layer of photoresist 15 is then deposited over the gate metal layer 14. The layer of photoresist 15 is typically deposited using a conventional spin-on procedure employing Hoechst AZ 1370 photoresist spun on at 4000 RPM for about 20 seconds, for example. The structure of FIG. 4 is then processed to cause portions of the layer of photoresist 15 above respective field emitter elements 12 to be removed, as shown in FIG. 5, and thereby expose respective portions of the gate metal layer 14 above respective tip regions of the field emitter elements 12. This may be accomplished by plasma etching the layer of photoresist 15 in an oxygen environment. The plasma etching operation may be carried out in a plasma discharge stripping and etching system Model No. PDS/PDE- 301 manufactured by LFE Corporation, Waltham,
Massachusetts, for example. As a specific example for illustrative purposes, in performing such a plasma etching process on a field emitter array structure having the aforementioned specific parameters, the aforementioned plasma discharge system may be initially evacuated to a pressure of about 0.1 torr, after which a regulated flow of oxygen gas may be passed through the system at a flow rate of about 240 cc per minute and at a pressure of about 3 torr before commencement of the plasma discharge. A plasma discharge is then established in the system for a predetermined time to achieve the desired photoresist removal. As a specific example for illustrative purposes, when a single 2-inch wafer having a field emitter array structure formed thereon with the aforementioned parameter values is processed in the aforementioned system at a plasma discharge power setting of about 250 watts, a plasma etching duration of about 2 minutes has achieved the desired photoresist removal.
As a result of the plasma etching step, precisely-aligned openings 16 are formed directly over respective field emitter elements 12 of the array. The size of the openings 16 may be controlled by appropriately controlling process parameters, including time and power setting of the plasma discharge apparatus and/or the initial thickness of the layer of photoresist 15. With reference to FIG. 6, the field emitter elements 12 that have been exposed via openings 16 in the preceding step are then etched by means of a conventional etching procedure, for example, using the layer of photoresist 15 as a mask. For example, a mixture of water and potassium iodide may be employed for a time duration of from about 1 minute to about 5 minutes to etch the gold, for example, and potassium permanganate for about 7 seconds, and oxalic for about 7 seconds may be employed to etch the chromium, for example.
Referring to FIGS. 7 and 8, the layer of photoresist 15 is then removed, and the layer of oxide 13 is etched using a conventional etching procedure using buffered hydrogen fluoride, for example, to expose the field emitter elements 12. This results in a self-aligned cathode structure as shown in FIG. 8.
With reference to FIGS. 9 and 10, additional processing steps are illustrated that enable fabrication of a self-aligned anode structure above the field emission cathode structure fabricated pursuant to the process of FIGS. 1-8. To fabricate the anode structure after the photoresist layer 15 is removed as shown in FIG. 7, a second layer of oxide 17 is deposited on top of the gate metal layer 14, after which an additional layer of metal 18, which may serve as an anode metal layer in the resultant device, is deposited over the second layer of oxide 17.
Next, the structure of FIG. 9 is processed in a manner described above with respect to FIGS. 4-8. In particular, a layer of photoresist is applied to the top surface of the anode metal layer 18 and is then plasma etched to remove portions of the layer of photoresist above the elements 12. The anode metal layer 18 is then etched using the layer of photoresist as a mask. The layer of photoresist is then removed, and the first and second oxide layers 13,17 are etched to expose the field emitter elements 12, resulting in the structure shown in FIG. 10. It is to be understood that the above-described embodiments are merely illustrative of some of the many specific embodiments utilizing the principles of the present invention. Clearly, numerous and other arrangements can be readily devised by those skilled in the art without departing from the scope of the invention. For example, metal may be used instead of polysilicon to form the substrate and the emitter elements. Also, dry etching- of the oxide and metal layers may be employed where anisotropic etching is critical. In addition, the gate metal layer may be comprised of metal alloys other than chromium and gold, such as by molybdenum, for example.

Claims

CLAIMSWhat is claimed is:
1. A process for fabricating a field emitter array, said process comprising the steps of; forming substantially conical field emitter elements on a surface of a substrate; depositing a layer of oxide over said substrate surface and said field emitter elements; depositing a layer of metal over said layer of oxide to form a gate metal layer; depositing a layer of photoresist over said gate metal layer; plasma etching said layer of photoresist in an oxygen atmosphere to cause portions of photoresist above respective field emitter elements to be removed and thereby expose respective portions of said gate metal layer above respective tip regions of said field emitter elements; etching the exposed portions of said gate metal layer using said layer of photoresist as a mask; removing said layer of photoresist; and etching the exposed portions of said layer of oxide to expose said field emitter elements.
2. A process according to Claim 1 wherein said substrate and said field emitter elements are of polysilicon.
3. A process according to Claim 1 wherein he step of depositing a layer of metal over said layer of oxide comprises the steps of: depositing a layer of chromium on said layer of oxide; and depositing a layer of gold on said layer of chromium.
4. A process according to Claim 1 wherein the step of plasma etching said layer of photoresist comprises the steps of: placing said substrate in plasma discharge apparatus; evacuating the apparatus to a predetermined pressure; passing a regulated flow of oxygen gas over said substrate; and establishing a plasma discharge in said apparatus for a predetermined time.
5. A process for fabricating a field emitter array, said process comprising the steps of; forming substantially conical field emitter elements on a surface of a substrate; depositing a first layer of metal on said substrate surface and over said field emitter elements; depositing a layer of oxide over said first layer of metal; depositing a second layer of metal over said layer of oxide to form a gate metal layer; depositing a layer of photoresist over said gate metal layer; plasma etching said layer of photoresist in an oxygen atmosphere to cause portions of photoresist above respective field emitter elements to be removed and thereby expose respective portions of said gate metal layer above respective tip regions of said field emitter elements; etching the exposed portions of said gate metal layer using the layer of photoresist as a mask; removing said layer of photoresist; and etching the exposed portions of said layer of oxide to expose said field emitter elements.
6. A process according to Claim 5 wherein said substrate and said field emitter elements are of polysilicon.
7. A process according to Claim 5 wherein said first layer of metal is of molybdenum.
8. A process according to Claim 5 wherein the step of depositing a second layer of metal over said layer of oxide comprises the steps of: depositing a layer of chromium on said layer of oxide; and depositing a layer of gold on said layer of chromium.
9. A process according to Claim 5 wherein the step of plasma etching said layer of photoresist comprises the steps of: placing said substrate in plasma discharge apparatus; evacuating the apparatus to a predetermined pressure; passing a regulated flow of oxygen gas over said substrate; and establishing a plasma discharge in said apparatus for a predetermined time.
10. A process for fabricating a field emitter triode array, said process comprising the steps of: forming substantially conical field emitter elements on a surface of a substrate; depositing a first layer of oxide over said substrate surface and said field emitter elements; depositing a layer of metal over said layer of oxide to form a gate metal layer; depositing a first layer of photoresist over said gate metal layer; plasma etching said first layer of photoresist in an oxygen atmosphere to cause portions of photoresist above respective field emitter elements to be removed and thereby expose respective portions of said gate metal layer above respective tip regions of said field emitter elements; etching the exposed portions of said gate metal layer using said first layer of photoresist as a mask; removing said first layer of photoresist; depositing a second layer of oxide over said gate metal layer and over respective portions of said first oxide layer not covered by said gate metal layer; depositing a layer of metal over said second layer of oxide to form an anode metal layer; depositing a second layer of photoresist over said anode metal layer; plasma etching said second layer of photoresist in an oxygen atmosphere to cause portions of photoresist in said second layer above respective field emitter elements to be removed and thereby expose respective portions of said anode metal layer above respective tip regions of said field emitter elements; etching the exposed portions of said anode metal layer using said second layer of photoresist as a mask; and etching the exposed portions of said first and second layers of oxide to expose said field emitter elements.
11. A process according to Claim 10 wherein said substrate and said field emitter elements are of polysilicon.
12. A process according to Claim 11 wherein the step of depositing a layer of metal over said layer of oxide to form a gate metal layer comprises the steps of: depositing a layer of chromium on said layer of oxide; and depositing a layer of gold on said layer of chromium.
13. A process according to Claim 1 wherein the steps of plasma etching said first and said second layers of photoresist each comprises the steps of: placing said substrate in plasma discharge apparatus; evacuating the apparatus to a predetermined pressure; passing a regulated flow of oxygen gas over said substrate; and establishing a plasma discharge in said apparatus for a predetermined time.
PCT/US1990/002184 1989-08-14 1990-04-23 Self-aligned gate process for fabricating field emitter arrays WO1991003066A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP50750190A JPH04505073A (en) 1989-08-14 1990-04-23 Self-aligned gate method for manufacturing field emitter arrays
EP90907546A EP0438544B1 (en) 1989-08-14 1990-04-23 Self-aligned gate process for fabricating field emitter arrays
DE69016397T DE69016397D1 (en) 1989-08-14 1990-04-23 METHOD FOR PRODUCING A FIELD EMITTER ARRANGEMENT WITH AUTOMATIC GATE ADJUSTMENT.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US393,199 1989-08-14
US07/393,199 US4943343A (en) 1989-08-14 1989-08-14 Self-aligned gate process for fabricating field emitter arrays

Publications (1)

Publication Number Publication Date
WO1991003066A1 true WO1991003066A1 (en) 1991-03-07

Family

ID=23553689

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1990/002184 WO1991003066A1 (en) 1989-08-14 1990-04-23 Self-aligned gate process for fabricating field emitter arrays

Country Status (6)

Country Link
US (1) US4943343A (en)
EP (1) EP0438544B1 (en)
CA (1) CA2034481C (en)
DE (1) DE69016397D1 (en)
IL (1) IL94199A0 (en)
WO (1) WO1991003066A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0525764A2 (en) * 1991-08-01 1993-02-03 Texas Instruments Incorporated Method of forming a vacuum micro-chamber for encapsulating a microelectronics device
US5354714A (en) * 1991-08-01 1994-10-11 Texas Instruments Incorporated Method of forming a vacuum micro-chamber for encapsulating a microelectronics device
FR2709206A1 (en) * 1993-06-14 1995-02-24 Fujitsu Ltd Cathode device having a small aperture and its method of manufacture

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9101723D0 (en) * 1991-01-25 1991-03-06 Marconi Gec Ltd Field emission devices
US5312514A (en) * 1991-11-07 1994-05-17 Microelectronics And Computer Technology Corporation Method of making a field emitter device using randomly located nuclei as an etch mask
US5281891A (en) * 1991-02-22 1994-01-25 Matsushita Electric Industrial Co., Ltd. Electron emission element
US5181874A (en) * 1991-03-26 1993-01-26 Hughes Aircraft Company Method of making microelectronic field emission device with air bridge anode
US5136205A (en) * 1991-03-26 1992-08-04 Hughes Aircraft Company Microelectronic field emission device with air bridge anode
DE69205640T2 (en) * 1991-08-01 1996-04-04 Texas Instruments Inc Process for the production of a microelectronic component.
US5536193A (en) * 1991-11-07 1996-07-16 Microelectronics And Computer Technology Corporation Method of making wide band gap field emitter
US5199918A (en) * 1991-11-07 1993-04-06 Microelectronics And Computer Technology Corporation Method of forming field emitter device with diamond emission tips
US5399238A (en) * 1991-11-07 1995-03-21 Microelectronics And Computer Technology Corporation Method of making field emission tips using physical vapor deposition of random nuclei as etch mask
US5266530A (en) * 1991-11-08 1993-11-30 Bell Communications Research, Inc. Self-aligned gated electron field emitter
US5627427A (en) * 1991-12-09 1997-05-06 Cornell Research Foundation, Inc. Silicon tip field emission cathodes
US5199917A (en) * 1991-12-09 1993-04-06 Cornell Research Foundation, Inc. Silicon tip field emission cathode arrays and fabrication thereof
US5318918A (en) * 1991-12-31 1994-06-07 Texas Instruments Incorporated Method of making an array of electron emitters
US5696028A (en) * 1992-02-14 1997-12-09 Micron Technology, Inc. Method to form an insulative barrier useful in field emission displays for reducing surface leakage
US5229331A (en) * 1992-02-14 1993-07-20 Micron Technology, Inc. Method to form self-aligned gate structures around cold cathode emitter tips using chemical mechanical polishing technology
US5653619A (en) * 1992-03-02 1997-08-05 Micron Technology, Inc. Method to form self-aligned gate structures and focus rings
US5259799A (en) * 1992-03-02 1993-11-09 Micron Technology, Inc. Method to form self-aligned gate structures and focus rings
US5186670A (en) * 1992-03-02 1993-02-16 Micron Technology, Inc. Method to form self-aligned gate structures and focus rings
US5675216A (en) * 1992-03-16 1997-10-07 Microelectronics And Computer Technololgy Corp. Amorphic diamond film flat field emission cathode
US5686791A (en) * 1992-03-16 1997-11-11 Microelectronics And Computer Technology Corp. Amorphic diamond film flat field emission cathode
US5449970A (en) * 1992-03-16 1995-09-12 Microelectronics And Computer Technology Corporation Diode structure flat panel display
US6127773A (en) * 1992-03-16 2000-10-03 Si Diamond Technology, Inc. Amorphic diamond film flat field emission cathode
US5543684A (en) 1992-03-16 1996-08-06 Microelectronics And Computer Technology Corporation Flat panel display based on diamond thin films
US5329207A (en) * 1992-05-13 1994-07-12 Micron Technology, Inc. Field emission structures produced on macro-grain polysilicon substrates
US5499938A (en) * 1992-07-14 1996-03-19 Kabushiki Kaisha Toshiba Field emission cathode structure, method for production thereof, and flat panel display device using same
US5494179A (en) * 1993-01-22 1996-02-27 Matsushita Electric Industrial Co., Ltd. Field-emitter having a sharp apex and small-apertured gate and method for fabricating emitter
US5584740A (en) * 1993-03-31 1996-12-17 The United States Of America As Represented By The Secretary Of The Navy Thin-film edge field emitter device and method of manufacture therefor
US5382185A (en) * 1993-03-31 1995-01-17 The United States Of America As Represented By The Secretary Of The Navy Thin-film edge field emitter device and method of manufacture therefor
EP0619495B1 (en) * 1993-04-05 1997-05-21 Siemens Aktiengesellschaft Process for manufacturing tunnel effect sensors
US5532177A (en) * 1993-07-07 1996-07-02 Micron Display Technology Method for forming electron emitters
US5592736A (en) * 1993-09-03 1997-01-14 Micron Technology, Inc. Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads
US5483741A (en) * 1993-09-03 1996-01-16 Micron Technology, Inc. Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice
US6414506B2 (en) 1993-09-03 2002-07-02 Micron Technology, Inc. Interconnect for testing semiconductor dice having raised bond pads
WO1995012835A1 (en) * 1993-11-04 1995-05-11 Microelectronics And Computer Technology Corporation Methods for fabricating flat panel display systems and components
US5445550A (en) * 1993-12-22 1995-08-29 Xie; Chenggang Lateral field emitter device and method of manufacturing same
US5844251A (en) * 1994-01-05 1998-12-01 Cornell Research Foundation, Inc. High aspect ratio probes with self-aligned control electrodes
JP3388870B2 (en) * 1994-03-15 2003-03-24 株式会社東芝 Micro triode vacuum tube and method of manufacturing the same
GB9415892D0 (en) * 1994-08-05 1994-09-28 Central Research Lab Ltd A self-aligned gate field emitter device and methods for producing the same
US5504385A (en) * 1994-08-31 1996-04-02 At&T Corp. Spaced-gate emission device and method for making same
US5669801A (en) * 1995-09-28 1997-09-23 Texas Instruments Incorporated Field emission device cathode and method of fabrication
US5683282A (en) * 1995-12-04 1997-11-04 Industrial Technology Research Institute Method for manufacturing flat cold cathode arrays
US5857884A (en) * 1996-02-07 1999-01-12 Micron Display Technology, Inc. Photolithographic technique of emitter tip exposure in FEDS
US6022256A (en) * 1996-11-06 2000-02-08 Micron Display Technology, Inc. Field emission display and method of making same
JP3524343B2 (en) * 1997-08-26 2004-05-10 キヤノン株式会社 Method for forming minute opening, projection having minute opening, probe or multi-probe using the same, surface observation apparatus, exposure apparatus, and information processing apparatus using the probe
US6710539B2 (en) 1998-09-02 2004-03-23 Micron Technology, Inc. Field emission devices having structure for reduced emitter tip to gate spacing
US6197607B1 (en) 1999-03-01 2001-03-06 Micron Technology, Inc. Method of fabricating field emission arrays to optimize the size of grid openings and to minimize the occurrence of electrical shorts
US6391670B1 (en) 1999-04-29 2002-05-21 Micron Technology, Inc. Method of forming a self-aligned field extraction grid
KR100464314B1 (en) 2000-01-05 2004-12-31 삼성에스디아이 주식회사 Field emission device and the fabrication method thereof
GB2383187B (en) * 2001-09-13 2005-06-22 Microsaic Systems Ltd Electrode structures
CN102130122B (en) * 2010-01-20 2012-08-01 上海华虹Nec电子有限公司 Domain structure of silicon germanium heterojunction triode
CN110104609A (en) * 2019-05-10 2019-08-09 中国科学院微电子研究所 A kind of microelectrode and forming method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008412A (en) * 1974-08-16 1977-02-15 Hitachi, Ltd. Thin-film field-emission electron source and a method for manufacturing the same
EP0306173A1 (en) * 1987-09-04 1989-03-08 THE GENERAL ELECTRIC COMPANY, p.l.c. Field emission devices

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3453478A (en) * 1966-05-31 1969-07-01 Stanford Research Inst Needle-type electron source
US3755704A (en) * 1970-02-06 1973-08-28 Stanford Research Inst Field emission cathode structures and devices utilizing such structures
US3665241A (en) * 1970-07-13 1972-05-23 Stanford Research Inst Field ionizer and field emission cathode structures and methods of production
JPS5325632B2 (en) * 1973-03-22 1978-07-27
US3921022A (en) * 1974-09-03 1975-11-18 Rca Corp Field emitting device and method of making same
US4307507A (en) * 1980-09-10 1981-12-29 The United States Of America As Represented By The Secretary Of The Navy Method of manufacturing a field-emission cathode structure
US4513308A (en) * 1982-09-23 1985-04-23 The United States Of America As Represented By The Secretary Of The Navy p-n Junction controlled field emitter array cathode

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008412A (en) * 1974-08-16 1977-02-15 Hitachi, Ltd. Thin-film field-emission electron source and a method for manufacturing the same
EP0306173A1 (en) * 1987-09-04 1989-03-08 THE GENERAL ELECTRIC COMPANY, p.l.c. Field emission devices

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0525764A2 (en) * 1991-08-01 1993-02-03 Texas Instruments Incorporated Method of forming a vacuum micro-chamber for encapsulating a microelectronics device
EP0525764A3 (en) * 1991-08-01 1993-11-24 Texas Instruments Inc Method of forming a vacuum micro-chamber for encapsulating a microelectronics device
US5354714A (en) * 1991-08-01 1994-10-11 Texas Instruments Incorporated Method of forming a vacuum micro-chamber for encapsulating a microelectronics device
FR2709206A1 (en) * 1993-06-14 1995-02-24 Fujitsu Ltd Cathode device having a small aperture and its method of manufacture
US5576594A (en) * 1993-06-14 1996-11-19 Fujitsu Limited Cathode device having smaller opening
US6140760A (en) * 1993-06-14 2000-10-31 Fujitsu Limited Cathode device having smaller opening

Also Published As

Publication number Publication date
CA2034481A1 (en) 1991-02-15
EP0438544B1 (en) 1995-01-25
DE69016397D1 (en) 1995-03-09
EP0438544A1 (en) 1991-07-31
US4943343A (en) 1990-07-24
CA2034481C (en) 1993-10-05
IL94199A0 (en) 1991-01-31

Similar Documents

Publication Publication Date Title
US4943343A (en) Self-aligned gate process for fabricating field emitter arrays
US5151061A (en) Method to form self-aligned tips for flat panel displays
US4307507A (en) Method of manufacturing a field-emission cathode structure
US5141460A (en) Method of making a field emission electron source employing a diamond coating
US5865657A (en) Fabrication of gated electron-emitting device utilizing distributed particles to form gate openings typically beveled and/or combined with lift-off or electrochemical removal of excess emitter material
US5150192A (en) Field emitter array
US5696385A (en) Field emission device having reduced row-to-column leakage
US5409568A (en) Method of fabricating a microelectronic vacuum triode structure
US6737793B2 (en) Apparatus for emitting electrons comprising a subsurface emitter structure
US20020067113A1 (en) Structure and method for improved field emitter arrays
EP0876676A2 (en) Field emitter device, and veil process for the fabrication thereof
JPH07192616A (en) Preparation of silicon field emitter array
US7140942B2 (en) Gated electron emitter having supported gate
US5607335A (en) Fabrication of electron-emitting structures using charged-particle tracks and removal of emitter material
JPS60246546A (en) Grid for ion beam device
US5468169A (en) Field emission device employing a sequential emitter electrode formation method
JPH04505073A (en) Self-aligned gate method for manufacturing field emitter arrays
KR100290136B1 (en) Method for fabricating field emission display device
JPH04262337A (en) Manufacture of electric field emitting cathode
KR100186253B1 (en) Method of manufacturing silicon fea by locos
JPH0714500A (en) Field emission cathode
KR100236658B1 (en) Manufacturing method of triode volcano typed emitter
JP2846988B2 (en) Field emission type electron emission element
JP3457054B2 (en) Method of manufacturing rod-shaped silicon structure
JPH05242796A (en) Manufacture of electron emission element

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 2034481

Country of ref document: CA

AK Designated states

Kind code of ref document: A1

Designated state(s): CA JP KP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1990907546

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1990907546

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1990907546

Country of ref document: EP