USRE41967E1 - Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator - Google Patents
Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator Download PDFInfo
- Publication number
- USRE41967E1 USRE41967E1 US11/337,221 US33722106A USRE41967E US RE41967 E1 USRE41967 E1 US RE41967E1 US 33722106 A US33722106 A US 33722106A US RE41967 E USRE41967 E US RE41967E
- Authority
- US
- United States
- Prior art keywords
- block
- address
- memory
- pixels
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/14—Display of multiple viewports
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
Abstract
Description
Claims (22)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/337,221 USRE41967E1 (en) | 2002-02-22 | 2006-01-20 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US12/789,856 USRE43235E1 (en) | 2002-02-22 | 2010-05-28 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/683,852 US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US11/337,221 USRE41967E1 (en) | 2002-02-22 | 2006-01-20 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,852 Reissue US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,852 Division US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE41967E1 true USRE41967E1 (en) | 2010-11-30 |
Family
ID=30001124
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,852 Ceased US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US11/337,221 Expired - Lifetime USRE41967E1 (en) | 2002-02-22 | 2006-01-20 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US12/789,856 Expired - Lifetime USRE43235E1 (en) | 2002-02-22 | 2010-05-28 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,852 Ceased US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/789,856 Expired - Lifetime USRE43235E1 (en) | 2002-02-22 | 2010-05-28 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Country Status (1)
Country | Link |
---|---|
US (3) | US6680738B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110199391A1 (en) * | 2010-02-17 | 2011-08-18 | Per-Daniel Olsson | Reduced On-Chip Memory Graphics Data Processing |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7120068B2 (en) * | 2002-07-29 | 2006-10-10 | Micron Technology, Inc. | Column/row redundancy architecture using latches programmed from a look up table |
US7058829B2 (en) * | 2002-08-14 | 2006-06-06 | Intel Corporation | Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU |
US7117379B2 (en) * | 2002-08-14 | 2006-10-03 | Intel Corporation | Method and apparatus for a computing system having an active sleep mode |
US7080271B2 (en) | 2003-02-14 | 2006-07-18 | Intel Corporation | Non main CPU/OS based operational environment |
US7114090B2 (en) | 2003-02-14 | 2006-09-26 | Intel Corporation | Computing system with operational low power states |
US7254730B2 (en) * | 2003-02-14 | 2007-08-07 | Intel Corporation | Method and apparatus for a user to interface with a mobile computing device |
US7734943B2 (en) * | 2003-04-03 | 2010-06-08 | Intel Corporation | Low power display refresh |
EP1503331A2 (en) * | 2003-07-31 | 2005-02-02 | Matsushita Electric Industrial Co., Ltd. | Display data transfer apparatus and method |
US20060209080A1 (en) * | 2005-03-18 | 2006-09-21 | Telefonaktiebolaget L M Ericsson (Publ) | Memory management for mobile terminals with limited amounts of graphics memory |
JP2006317615A (en) * | 2005-05-11 | 2006-11-24 | Toshiba Matsushita Display Technology Co Ltd | Display apparatus |
WO2011058795A1 (en) * | 2009-11-11 | 2011-05-19 | シャープ株式会社 | Display device, display control circuit, and display control method |
US8810589B1 (en) * | 2009-11-12 | 2014-08-19 | Marvell Israel (M.I.S.L) Ltd. | Method and apparatus for refreshing display |
JP5583992B2 (en) * | 2010-03-09 | 2014-09-03 | パナソニック株式会社 | Signal processing device |
KR101682650B1 (en) * | 2010-09-24 | 2016-12-21 | 삼성전자주식회사 | Apparatus and method for back-face culling using frame coherence |
US8405668B2 (en) | 2010-11-19 | 2013-03-26 | Apple Inc. | Streaming translation in display pipe |
US20130083047A1 (en) * | 2011-09-29 | 2013-04-04 | Prashant Shamarao | System and method for buffering a video signal |
US20140347378A1 (en) * | 2012-01-27 | 2014-11-27 | Mitsubishi Electric Corporation | Control device, control method, and program |
KR102057504B1 (en) | 2013-07-24 | 2020-01-22 | 삼성전자주식회사 | Application Processor, mobile device including the same and a method of managing power of application processor |
Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4404552A (en) | 1979-12-27 | 1983-09-13 | Hitachi, Ltd. | Display device for both a character display and a graphic display |
US4845662A (en) | 1982-11-11 | 1989-07-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Data processor employing run-length coding |
US4882683A (en) | 1987-03-16 | 1989-11-21 | Fairchild Semiconductor Corporation | Cellular addressing permutation bit map raster graphics architecture |
US4985848A (en) | 1987-09-14 | 1991-01-15 | Visual Information Technologies, Inc. | High speed image processing system using separate data processor and address generator |
US5062057A (en) | 1988-12-09 | 1991-10-29 | E-Machines Incorporated | Computer display controller with reconfigurable frame buffer memory |
US5063526A (en) | 1987-06-03 | 1991-11-05 | Advanced Micro Devices, Inc. | Bit map rotation processor |
US5091721A (en) | 1988-12-22 | 1992-02-25 | Hughes Aircraft Company | Acoustic display generator |
US5119494A (en) | 1990-07-10 | 1992-06-02 | Athenix Corporation | Application address display window mapper for a sharable ms-dos processor |
US5129060A (en) | 1987-09-14 | 1992-07-07 | Visual Information Technologies, Inc. | High speed image processing computer |
US5249267A (en) | 1988-06-30 | 1993-09-28 | Kabushiki Kaisha Toshiba | Image processing apparatus and method |
US5280579A (en) | 1990-09-28 | 1994-01-18 | Texas Instruments Incorporated | Memory mapped interface between host computer and graphics system |
US5311213A (en) | 1989-09-29 | 1994-05-10 | Mitsubishi Denki Kabushiki Kaisha | Display control device |
US5353403A (en) | 1991-03-22 | 1994-10-04 | Hitachi Chubu Software, Ltd. | Graphic display processing apparatus and method for improving the speed and efficiency of a window system |
US5408251A (en) | 1992-10-29 | 1995-04-18 | Daewoo Electronics Co., Ltd. | Memory system for storing two-dimensional digitized image signals |
US5422997A (en) | 1992-07-09 | 1995-06-06 | Kabushiki Kaisha Toshiba | Texture address generator, texture pattern generator, texture drawing device, and texture address generating method |
US5473348A (en) | 1992-06-09 | 1995-12-05 | Kabushiki Kaisha Toshiba | Apparatus and method of controlling paging unit of coprocessor built in display control system |
US5487146A (en) | 1994-03-08 | 1996-01-23 | Texas Instruments Incorporated | Plural memory access address generation employing guide table entries forming linked list |
US5526025A (en) * | 1992-04-07 | 1996-06-11 | Chips And Technolgies, Inc. | Method and apparatus for performing run length tagging for increased bandwidth in dynamic data repetitive memory systems |
US5712999A (en) | 1993-11-30 | 1998-01-27 | Texas Instruments | Address generator employing selective merge of two independent addresses |
US5712664A (en) * | 1993-10-14 | 1998-01-27 | Alliance Semiconductor Corporation | Shared memory graphics accelerator system |
US5794016A (en) | 1995-12-11 | 1998-08-11 | Dynamic Pictures, Inc. | Parallel-processor graphics architecture |
US5818417A (en) | 1992-06-22 | 1998-10-06 | Vlsi Technology, Inc. | Automatic virtual display panning circuit for providing VGA display data to a lower resolution display and method therefor |
US5860016A (en) | 1996-09-30 | 1999-01-12 | Cirrus Logic, Inc. | Arrangement, system, and method for automatic remapping of frame buffers when switching operating modes |
US5943066A (en) | 1997-05-01 | 1999-08-24 | Hewlett Packard Company | Programmable retargeter method and apparatus |
US5945974A (en) | 1996-05-15 | 1999-08-31 | Cirrus Logic, Inc. | Display controller with integrated half frame buffer and systems and methods using the same |
US5966116A (en) | 1995-04-07 | 1999-10-12 | Advanced Micro Devices, Inc. | Method and logic system for the rotation of raster-scan display images |
US6101620A (en) * | 1995-04-18 | 2000-08-08 | Neomagic Corp. | Testable interleaved dual-DRAM architecture for a video memory controller with split internal/external memory |
US6125431A (en) | 1996-08-02 | 2000-09-26 | Oki Electric Industry Co., Ltd. | Single-chip microcomputer using adjustable timing to fetch data from an external memory |
US6205531B1 (en) | 1998-07-02 | 2001-03-20 | Silicon Graphics Incorporated | Method and apparatus for virtual address translation |
US6308248B1 (en) * | 1996-12-31 | 2001-10-23 | Compaq Computer Corporation | Method and system for allocating memory space using mapping controller, page table and frame numbers |
US6417857B2 (en) | 1997-12-31 | 2002-07-09 | Acuson Corporation | System architecture and method for operating a medical diagnostic ultrasound system |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0140928B1 (en) * | 1995-03-09 | 1998-07-01 | 구자홍 | Sub Window Processing System by Variable Addressing |
-
2002
- 2002-02-22 US US09/683,852 patent/US6680738B1/en not_active Ceased
-
2006
- 2006-01-20 US US11/337,221 patent/USRE41967E1/en not_active Expired - Lifetime
-
2010
- 2010-05-28 US US12/789,856 patent/USRE43235E1/en not_active Expired - Lifetime
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4404552A (en) | 1979-12-27 | 1983-09-13 | Hitachi, Ltd. | Display device for both a character display and a graphic display |
US4845662A (en) | 1982-11-11 | 1989-07-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Data processor employing run-length coding |
US4882683A (en) | 1987-03-16 | 1989-11-21 | Fairchild Semiconductor Corporation | Cellular addressing permutation bit map raster graphics architecture |
US4882683B1 (en) | 1987-03-16 | 1995-11-07 | Fairchild Semiconductor | Cellular addrssing permutation bit map raster graphics architecture |
US5063526A (en) | 1987-06-03 | 1991-11-05 | Advanced Micro Devices, Inc. | Bit map rotation processor |
US5129060A (en) | 1987-09-14 | 1992-07-07 | Visual Information Technologies, Inc. | High speed image processing computer |
US4985848A (en) | 1987-09-14 | 1991-01-15 | Visual Information Technologies, Inc. | High speed image processing system using separate data processor and address generator |
US5249267A (en) | 1988-06-30 | 1993-09-28 | Kabushiki Kaisha Toshiba | Image processing apparatus and method |
US5062057A (en) | 1988-12-09 | 1991-10-29 | E-Machines Incorporated | Computer display controller with reconfigurable frame buffer memory |
US5091721A (en) | 1988-12-22 | 1992-02-25 | Hughes Aircraft Company | Acoustic display generator |
US5311213A (en) | 1989-09-29 | 1994-05-10 | Mitsubishi Denki Kabushiki Kaisha | Display control device |
US5119494A (en) | 1990-07-10 | 1992-06-02 | Athenix Corporation | Application address display window mapper for a sharable ms-dos processor |
US5280579A (en) | 1990-09-28 | 1994-01-18 | Texas Instruments Incorporated | Memory mapped interface between host computer and graphics system |
US5353403A (en) | 1991-03-22 | 1994-10-04 | Hitachi Chubu Software, Ltd. | Graphic display processing apparatus and method for improving the speed and efficiency of a window system |
US5526025A (en) * | 1992-04-07 | 1996-06-11 | Chips And Technolgies, Inc. | Method and apparatus for performing run length tagging for increased bandwidth in dynamic data repetitive memory systems |
US5473348A (en) | 1992-06-09 | 1995-12-05 | Kabushiki Kaisha Toshiba | Apparatus and method of controlling paging unit of coprocessor built in display control system |
US5818417A (en) | 1992-06-22 | 1998-10-06 | Vlsi Technology, Inc. | Automatic virtual display panning circuit for providing VGA display data to a lower resolution display and method therefor |
US5422997A (en) | 1992-07-09 | 1995-06-06 | Kabushiki Kaisha Toshiba | Texture address generator, texture pattern generator, texture drawing device, and texture address generating method |
US5408251A (en) | 1992-10-29 | 1995-04-18 | Daewoo Electronics Co., Ltd. | Memory system for storing two-dimensional digitized image signals |
US5712664A (en) * | 1993-10-14 | 1998-01-27 | Alliance Semiconductor Corporation | Shared memory graphics accelerator system |
US5712999A (en) | 1993-11-30 | 1998-01-27 | Texas Instruments | Address generator employing selective merge of two independent addresses |
US5487146A (en) | 1994-03-08 | 1996-01-23 | Texas Instruments Incorporated | Plural memory access address generation employing guide table entries forming linked list |
US5966116A (en) | 1995-04-07 | 1999-10-12 | Advanced Micro Devices, Inc. | Method and logic system for the rotation of raster-scan display images |
US6101620A (en) * | 1995-04-18 | 2000-08-08 | Neomagic Corp. | Testable interleaved dual-DRAM architecture for a video memory controller with split internal/external memory |
US5794016A (en) | 1995-12-11 | 1998-08-11 | Dynamic Pictures, Inc. | Parallel-processor graphics architecture |
US5945974A (en) | 1996-05-15 | 1999-08-31 | Cirrus Logic, Inc. | Display controller with integrated half frame buffer and systems and methods using the same |
US6125431A (en) | 1996-08-02 | 2000-09-26 | Oki Electric Industry Co., Ltd. | Single-chip microcomputer using adjustable timing to fetch data from an external memory |
US5860016A (en) | 1996-09-30 | 1999-01-12 | Cirrus Logic, Inc. | Arrangement, system, and method for automatic remapping of frame buffers when switching operating modes |
US6308248B1 (en) * | 1996-12-31 | 2001-10-23 | Compaq Computer Corporation | Method and system for allocating memory space using mapping controller, page table and frame numbers |
US5943066A (en) | 1997-05-01 | 1999-08-24 | Hewlett Packard Company | Programmable retargeter method and apparatus |
US6417857B2 (en) | 1997-12-31 | 2002-07-09 | Acuson Corporation | System architecture and method for operating a medical diagnostic ultrasound system |
US6205531B1 (en) | 1998-07-02 | 2001-03-20 | Silicon Graphics Incorporated | Method and apparatus for virtual address translation |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110199391A1 (en) * | 2010-02-17 | 2011-08-18 | Per-Daniel Olsson | Reduced On-Chip Memory Graphics Data Processing |
US9117297B2 (en) * | 2010-02-17 | 2015-08-25 | St-Ericsson Sa | Reduced on-chip memory graphics data processing |
Also Published As
Publication number | Publication date |
---|---|
USRE43235E1 (en) | 2012-03-13 |
US6680738B1 (en) | 2004-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE41967E1 (en) | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator | |
US7176864B2 (en) | Display memory, driver circuit, display, and cellular information apparatus | |
US8022959B1 (en) | Loading an internal frame buffer from an external frame buffer | |
US5867140A (en) | Display system and circuit therefor | |
US5524249A (en) | Video subsystem power management apparatus and method | |
US5559952A (en) | Display controller incorporating cache memory dedicated for VRAM | |
US5881016A (en) | Method and apparatus for optimizing power consumption and memory bandwidth in a video controller using SGRAM and SDRAM power reduction modes | |
US7800621B2 (en) | Apparatus and methods for control of a memory controller | |
US5900886A (en) | Display controller capable of accessing an external memory for gray scale modulation data | |
US6476800B2 (en) | Method and apparatus for adjusting video refresh rate in response to power mode changes in order to conserve power | |
US8810589B1 (en) | Method and apparatus for refreshing display | |
US20060044328A1 (en) | Overlay control circuit and method | |
JP3584917B2 (en) | Driver circuit and display | |
US20030067456A1 (en) | Indirect interface | |
US20040111649A1 (en) | Memory device with power-saving mode | |
EP0801375A2 (en) | A memory with optimized memory space and wide data input/output and systems and methods using the same | |
US7518599B2 (en) | Display control device and method | |
JP2000357075A (en) | Electronic equipment | |
US5906003A (en) | Memory device with an externally selectable-width I/O port and systems and methods using the same | |
US8370669B2 (en) | Memory device having a memory sleep logic and methods therefor | |
US20050012735A1 (en) | Method and apparatus for saving power through a look-up table | |
US20040213069A1 (en) | Sram control circuit with a power saving function | |
JP2003108092A (en) | Driver circuit and display device | |
US20040021649A1 (en) | Method and apparatus for translating X, Y coordinates for a linear memory system | |
WO1996037873A1 (en) | Display controller capable of accessing graphics data from a shared system memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FAUST COMMUNICATIONS, LLC, NEVADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEOMAGIC CORPORATION;REEL/FRAME:018639/0471 Effective date: 20050406 |
|
AS | Assignment |
Owner name: NEOMAGIC CORP., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ISHII, TAKATOSHI;CHEUNG, EDMUND;BRANNON, SHERWOOD;REEL/FRAME:023320/0564 Effective date: 20020225 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: XYLON LLC, NEVADA Free format text: MERGER;ASSIGNOR:FAUST COMMUNICATIONS LLC;REEL/FRAME:036641/0051 Effective date: 20150813 |
|
AS | Assignment |
Owner name: INTELLECTUAL VENTURES ASSETS 191 LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XYLON LLC;REEL/FRAME:062708/0435 Effective date: 20221222 |
|
AS | Assignment |
Owner name: INTELLECTUAL VENTURES ASSETS 186 LLC, DELAWARE Free format text: SECURITY INTEREST;ASSIGNOR:MIND FUSION, LLC;REEL/FRAME:063295/0001 Effective date: 20230214 Owner name: INTELLECTUAL VENTURES ASSETS 191 LLC, DELAWARE Free format text: SECURITY INTEREST;ASSIGNOR:MIND FUSION, LLC;REEL/FRAME:063295/0001 Effective date: 20230214 |
|
AS | Assignment |
Owner name: MIND FUSION, LLC, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTELLECTUAL VENTURES ASSETS 191 LLC;REEL/FRAME:064270/0685 Effective date: 20230214 |