US7612633B2 - High-frequency switch - Google Patents

High-frequency switch Download PDF

Info

Publication number
US7612633B2
US7612633B2 US11/748,852 US74885207A US7612633B2 US 7612633 B2 US7612633 B2 US 7612633B2 US 74885207 A US74885207 A US 74885207A US 7612633 B2 US7612633 B2 US 7612633B2
Authority
US
United States
Prior art keywords
input
switching element
output terminal
frequency
frequency line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/748,852
Other versions
US20080106353A1 (en
Inventor
Masatake Hangai
Yukinobu Tarui
Tamotsu Nishino
Yoshitsugu Yamamoto
Moriyasu Miyazaki
Yoji Isota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2006301556A external-priority patent/JP2007166596A/en
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI ELECTRIC CORPORATION reassignment MITSUBISHI ELECTRIC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YAMAMOTO, YOSHITSUGU, NISHINO, TAMOTSU, TARUI, YUKINOBU, ISOTA, YOJI, MIYAZAKI, MORIYASU, HANGAI, MASATAKE
Publication of US20080106353A1 publication Critical patent/US20080106353A1/en
Application granted granted Critical
Publication of US7612633B2 publication Critical patent/US7612633B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P1/00—Auxiliary devices
    • H01P1/10—Auxiliary devices for switching or interrupting
    • H01P1/15—Auxiliary devices for switching or interrupting by semiconductor devices

Definitions

  • the present invention relates to a high-frequency switch which can be provided with high power handling capability, with a low loss, and at low costs.
  • FIG. 10 shows a circuit diagram of a high-frequency switch disclosed in “Monolithic AlGaN/GaN HEMT SPDT switch” IEEE 12 th GaAs Symposium, pp. 83-86, 2004.
  • the circuit is a double-pole single-throw switch in which field effect transistors (hereinafter, referred to as “FET”) connected in series with an output terminal COM are connected to two sets of an FET connected in parallel and an input terminal.
  • FETs Q 1 to Q 4 are caused to have a transmission property or an isolation property, whereby a path of a high-frequency signal is switched.
  • the circuit has characteristics in which power handling capability of the switch can be increased by an increase of each gate width of the FET Q 1 and FET Q 2 that are connected in series with each other and by an increase of each saturation current.
  • the gate width of the FET Q 1 when the gate width of the FET Q 1 is increased, a state between the IN 1 and the COM is set to an isolation state, and a high-frequency signal from an IN 2 leaks into the IN 1 side when a state between the IN 2 and the COM is set to the transmission state. As a result, the transmission loss between the IN 2 and the COM is increased.
  • the circuit has a symmetric configuration, so a similar problem also arises when the high power handling capability is required between the IN 2 and the COM.
  • a high-frequency switch including:
  • a first switching element having one end connected to the first input/output terminal
  • a second switching element having one end connected to the other end of the first switching element
  • a third switching element having one end connected to the other end of the high-frequency line
  • the high-frequency line is provided in place of the FET between the first input/output terminal and the third input/output terminal. Accordingly, in a case where a state between the first input/output terminal and the third input/output terminal is set to a transmission state and high power handling capability is required, there exists no FET through which a large current flows. As a result, there is no need to provide an FET having a large gate width, which is effective in reducing a loss of the high-frequency switch.
  • FIG. 1 is a circuit diagram showing a configuration of a high-frequency switch according to a first embodiment of the present invention
  • FIG. 2 is an equivalent circuit diagram in a case where a first FET and a third FET shown in FIG. 1 are turned on and a second FET is turned off;
  • FIG. 3 is an equivalent circuit diagram in a case where the first FET and the third FET shown in FIG. 1 are turned off and the second FET is turned on;
  • FIG. 4 is perspective view showing an appearance of a configuration of the high-frequency switch of FIG. 1 ;
  • FIG. 5 is a circuit diagram showing a configuration of a high-frequency switch according to a second embodiment of the present invention.
  • FIG. 6 is an equivalent circuit diagram in a case where first FETs and third FETs shown in FIG. 5 are turned on and a second FET is turned off;
  • FIG. 7 is an equivalent circuit diagram in a case where the first FETs and the third FETs shown in FIG. 5 are turned off and the second FET is turned on;
  • FIG. 8 is a circuit diagram showing a configuration of a high-frequency switch according to a third embodiment of the present invention.
  • FIG. 9 is a circuit diagram showing a configuration of a high-frequency switch according to a fourth embodiment of the present invention.
  • FIG. 10 is a circuit diagram of a conventional high-frequency switch.
  • FIG. 1 is a circuit diagram showing a configuration of a high-frequency switch according to a first embodiment of the present invention.
  • the high-frequency switch includes a first input/output terminal 1 a , a second input/output terminal 1 b , a third input/output terminal 1 c , a first FET 2 a , a second FET 2 b , a third FET 2 c , a high-frequency line 3 , a first control signal terminal 4 a , a second control signal terminal 4 b , a first resistor 5 a , a second resistor 5 b , a third resistor 5 c , a first ground 6 a , and a second ground 6 b.
  • impedance of the first input/output terminal 1 a is represented as Z 1 a
  • impedance of the third input/output terminal 1 c is represented as Z 1 c
  • impedance of the high-frequency line 3 is represented as Z 3
  • the FET is turned on when a voltage equivalent to a drain voltage or a source voltage is applied to the control signal terminal, which can be assumed as an equivalent resistor at a high frequency (hereinafter, referred to as “on-resistance”).
  • on-resistance a voltage equivalent to a drain voltage or a source voltage
  • off-capacitance a DC signal having a voltage level of equal to or lower than a pinch-off voltage
  • FIG. 2 shows an equivalent circuit in a case where the first FET 2 a and the third FET 2 c are turned on and the second FET 2 b is turned off.
  • reference symbol 7 a denotes an on-resistance of the first FET 2 a ; 7 c , an on-resistance of the third FET 2 c ; and 8 b , an off-capacitance of the second FET 2 b .
  • a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes a transmission state
  • a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes an isolation state.
  • FIG. 3 shows an equivalent circuit in a case where the first FET 2 a and the third FET 2 c are turned off and the second FET 2 b is turned on.
  • reference symbol 8 a denotes an off-capacitance of the first FET 2 a ; 8 c , an off-capacitance of the third FET 2 c ; and 7 b , an on-resistance of the second FET 2 b .
  • a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes the isolation state
  • a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes the transmission state.
  • the first embodiment of the present invention in a case where the high power handling capability is required when the state between the first input/output terminal 1 a and the third input/output terminal 1 c is set to the transmission state, there exists no FET through which a large current flows. As a result, there is no need to use an FET having a large gate width, which is effective in reducing a loss of the high-frequency switch.
  • the electric length of the high-frequency line 3 is set to 1 ⁇ 4 wavelength of the operating frequency, when the state between the first input/output terminal 1 a and the second input/output terminal 1 b is set to the transmission state and the state between the first input/output terminal 1 a and the third input/output terminal 1 c is set to the isolation state, high-frequency signals which leak from the first input/output terminal 1 a into the third input/output terminal 1 c can be reduced, thereby improving the isolation property.
  • FIG. 4 is perspective view showing an appearance of a configuration in which the high-frequency switch shown in FIG. 1 is formed on a substrate.
  • reference symbols 9 a and 9 b denote ground terminals; 10 a and 10 b , wires; 11 , a semiconductor substrate; 12 , a dielectric substrate; 13 , a bias line; and 14 , ground.
  • the high-frequency line 3 having a large occupation area is formed on the dielectric substrate 12 produced at a low cost, and components other than the high-frequency line 3 are formed on the semiconductor substrate 11 .
  • the high-frequency line 3 formed on the dielectric substrate 12 , and the first input/output terminal 1 a and the third input/output terminal 1 c that are formed on the semiconductor substrate 11 are connected to each other via the wires 10 a and 10 b . With this configuration, an area for the semiconductor substrate 11 can be reduced, which is effective in reducing costs of the high-frequency switch.
  • the electric length of the high-frequency line is set to 1 ⁇ 4 wavelength of the operating frequency, and the relationship among the impedance Z 1 a of the first input/output terminal 1 a , the impedance Z 1 c of the third input/output terminal 1 c , and the impedance Z 3 of the high-frequency line 3 is made to satisfy the following equation.
  • FIG. 5 is a diagram showing a configuration of a high-frequency switch according to a second embodiment of the present invention.
  • the high-frequency switch includes a first input/output terminal 1 a , a second input/output terminal 1 b , a third input/output terminal 1 c , first FETs 2 a and 2 d cascade-connected with each other, a second FET 2 b , third FETs 2 c and 2 e cascade-connected with each other, a high-frequency line 3 , a first control signal terminal 4 a , a second control signal terminal 4 b , a first resistor 5 a , a second resistor 5 b , a third resistor 5 c , a fourth resistor 5 d , a fifth resistor 5 e , a first ground 6 a , and a second ground 6 b.
  • FIG. 6 is an equivalent circuit in a case where the first FETs 2 a and 2 d cascade-connected with each other and the third FETs 2 c and 2 e cascade-connected with each other are turned on and the second FET 2 b is turned off.
  • reference symbols 7 a and 7 d denote on-resistances of the first FETs 2 a and 2 d cascade-connected with each other; 7 c and 7 e , on-resistances of the third FETs 2 c and 2 e cascade-connected with each other; and 8 b , an off-capacitance of the second FET 2 b .
  • a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes a transmission state
  • a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes an isolation state.
  • FIG. 7 is an equivalent circuit in a case where the first FETs 2 a and 2 d cascade-connected with each other and the third FETs 2 c and 2 e cascade-connected with each other are turned off and the second FET 2 b is turned on.
  • Reference symbols 8 a and 8 d denote off-capacitances of the first FETs 2 a and 2 d cascade-connected with each other; 8 c and 8 e , off-capacitances of the third FETs 2 c and 2 e cascade-connected with each other; and 7 b , an on-resistance of the second FET 2 b .
  • a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes the isolation state
  • a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes the transmission state.
  • the second embodiment of the present invention in a case where the high power handling capability is required when the state between the first input/output terminal 1 a and the second input/output terminal 1 b is set to the transmission state, there exists no FET through which a large current flows. As a result, there is no need to use an FET having a large gate width, which is effective in reducing the loss of the high-frequency switch.
  • a high voltage is applied to each of the first FETs and the third FETs, because a plurality of FETs are cascade-connected with each other, the voltage is distributed, thereby making it possible to reduce the voltage applied to each FET.
  • the case where the number of cascade-connections is two has been described. Alternatively, by increasing the number of connections, it is possible to increase the effect of reducing the voltage due to the distribution of the voltage.
  • FIG. 8 is a diagram showing a configuration of a high-frequency switch according to a third embodiment of the present invention.
  • Series capacitors 15 a and 15 b are respectively provided between a first ground 6 a and a second FET 2 b and between the second ground 6 b and a third FET 2 c.
  • parasitic inductance between the switching elements and the grounds that is, between the first ground 6 a and the second FET 2 b and between the second ground 6 b and the third FET 2 c , and the series capacitors 15 a and 15 b resonate in series with each other.
  • the parasitic inductance can be removed, which is effective in reducing the loss of the high-frequency switch and increasing the isolation property.
  • FIG. 9 is a diagram showing a configuration of a high-frequency switch according to a fourth embodiment of the present invention.
  • Parallel inductors 16 a , 16 b , and 16 c are connected in parallel with a first FET 2 a , a second FET 2 b , and a third FET 2 c , respectively.
  • the off-capacitance provided by the switching element resonates in parallel with the parallel inductors connected in parallel with the switching elements.
  • the FETs are each used as a switching element.
  • a PIN diode, a varactor diode, or an MEMS switch may be used as the switching element.
  • a high-frequency line having a large occupation area is formed on a dielectric substrate produced at a low cost, and components other than the high-frequency line are formed on a semiconductor substrate.
  • the high-frequency line formed on the dielectric substrate, and a first input/output terminal and a third input/output terminal that are formed on the semiconductor substrate are connected to each other via wires.
  • the impedance matching property of the high-frequency circuit can be obtained, which is effective in increasing the power handling capability and reducing the loss.
  • a high-frequency switch with a low loss and high power handling capability can be achieved. Therefore, in a case where the present invention is applied to an antenna of radio communication equipment, the antenna can be used with a low loss and large power.

Abstract

The present invention provides a high-frequency switch including: a first switching element connected between a first input/output terminal and a second input/output terminal; a second switching element connected between the second input/output terminal and the first switching element; a high-frequency line provided between the first input/output terminal, the first switching element, and a third input/output terminal; and a third switching element connected between the third input/output terminal, the high-frequency line, and a ground. By connecting the first switching element, the second switching element, the high-frequency line, and the third switching element, because there exists no FET through which a large current flows when a state between the first input/output terminal and the third input/output terminal is set to a transmission state which requires high power handling capability, there is no need to use an FET having a large gate width, which is effective in reducing a loss of the switch.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a high-frequency switch which can be provided with high power handling capability, with a low loss, and at low costs.
2. Description of the Related Art
As an example of a high-frequency switch, FIG. 10 shows a circuit diagram of a high-frequency switch disclosed in “Monolithic AlGaN/GaN HEMT SPDT switch” IEEE 12th GaAs Symposium, pp. 83-86, 2004. The circuit is a double-pole single-throw switch in which field effect transistors (hereinafter, referred to as “FET”) connected in series with an output terminal COM are connected to two sets of an FET connected in parallel and an input terminal. In the circuit, by applying a voltage to control signal terminals V1 and V2, FETs Q1 to Q4 are caused to have a transmission property or an isolation property, whereby a path of a high-frequency signal is switched. Further, the circuit has characteristics in which power handling capability of the switch can be increased by an increase of each gate width of the FET Q1 and FET Q2 that are connected in series with each other and by an increase of each saturation current.
However, when the switch having high power handling capability is configured with the above-mentioned configuration, there arises a problem in that a transmission loss at an input of low power is increased as each gate width of the FETs connected in series with each other is increased in order to increase the power handling capability. For example, in FIG. 10, in a case where the high power handling capability is required so as to obtain a transmission state between an IN1 and the COM, it is necessary to increase the gate width of the FET Q1. However, the FET having a large gate width generally has a low isolation property. Accordingly, when the gate width of the FET Q1 is increased, a state between the IN1 and the COM is set to an isolation state, and a high-frequency signal from an IN2 leaks into the IN1 side when a state between the IN2 and the COM is set to the transmission state. As a result, the transmission loss between the IN2 and the COM is increased. The circuit has a symmetric configuration, so a similar problem also arises when the high power handling capability is required between the IN2 and the COM.
SUMMARY OF THE INVENTION
According to the present invention, there is provided a high-frequency switch including:
a first input/output terminal;
a first switching element having one end connected to the first input/output terminal;
a second switching element having one end connected to the other end of the first switching element;
a first ground connected to the other end of the second switching element;
a second input/output terminal connected to the other end of the first switching element;
a high-frequency line having one end connected to the first input/output terminal;
a third switching element having one end connected to the other end of the high-frequency line;
a second ground connected to the other end of the third switching element; and
a third input/output terminal connected to the other end of the high-frequency line.
According to the present invention, the high-frequency line is provided in place of the FET between the first input/output terminal and the third input/output terminal. Accordingly, in a case where a state between the first input/output terminal and the third input/output terminal is set to a transmission state and high power handling capability is required, there exists no FET through which a large current flows. As a result, there is no need to provide an FET having a large gate width, which is effective in reducing a loss of the high-frequency switch.
BRIEF DESCRIPTION OF THE DRAWINGS
In the accompanying drawings:
FIG. 1 is a circuit diagram showing a configuration of a high-frequency switch according to a first embodiment of the present invention;
FIG. 2 is an equivalent circuit diagram in a case where a first FET and a third FET shown in FIG. 1 are turned on and a second FET is turned off;
FIG. 3 is an equivalent circuit diagram in a case where the first FET and the third FET shown in FIG. 1 are turned off and the second FET is turned on;
FIG. 4 is perspective view showing an appearance of a configuration of the high-frequency switch of FIG. 1;
FIG. 5 is a circuit diagram showing a configuration of a high-frequency switch according to a second embodiment of the present invention;
FIG. 6 is an equivalent circuit diagram in a case where first FETs and third FETs shown in FIG. 5 are turned on and a second FET is turned off;
FIG. 7 is an equivalent circuit diagram in a case where the first FETs and the third FETs shown in FIG. 5 are turned off and the second FET is turned on;
FIG. 8 is a circuit diagram showing a configuration of a high-frequency switch according to a third embodiment of the present invention;
FIG. 9 is a circuit diagram showing a configuration of a high-frequency switch according to a fourth embodiment of the present invention; and
FIG. 10 is a circuit diagram of a conventional high-frequency switch.
 DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment
FIG. 1 is a circuit diagram showing a configuration of a high-frequency switch according to a first embodiment of the present invention. The high-frequency switch includes a first input/output terminal 1 a, a second input/output terminal 1 b, a third input/output terminal 1 c, a first FET 2 a, a second FET 2 b, a third FET 2 c, a high-frequency line 3, a first control signal terminal 4 a, a second control signal terminal 4 b, a first resistor 5 a, a second resistor 5 b, a third resistor 5 c, a first ground 6 a, and a second ground 6 b.
In this embodiment, assuming that an electric length of the high-frequency line 3 is set to ¼ wavelength of an operating frequency, impedance of the first input/output terminal 1 a is represented as Z1 a, impedance of the third input/output terminal 1 c is represented as Z1 c, and impedance of the high-frequency line 3 is represented as Z3, the following formula is established.
Z1a=Z1c=Z3
Further, assuming that a saturation current which flows to the first FET 2 a is represented as I2 a, a saturation current which flows to the second FET 2 b is represented as I2 a, and a saturation current which flows to the third FET 2 c is represented as I2 c, the following formula is established.
I2c=I2a=I2b
First, an operation of the FET will be described.
The FET is turned on when a voltage equivalent to a drain voltage or a source voltage is applied to the control signal terminal, which can be assumed as an equivalent resistor at a high frequency (hereinafter, referred to as “on-resistance”). On the other hand, when a DC signal having a voltage level of equal to or lower than a pinch-off voltage is applied to the control signal terminal, the FET is turned off, which can be assumed as an equivalent capacitor at a high frequency (hereinafter, referred to as “off-capacitance”).
Next, an operation of the high-frequency switch according to the first embodiment of the present invention will be described.
FIG. 2 shows an equivalent circuit in a case where the first FET 2 a and the third FET 2 c are turned on and the second FET 2 b is turned off. In FIG. 2, reference symbol 7 a denotes an on-resistance of the first FET 2 a; 7 c, an on-resistance of the third FET 2 c; and 8 b, an off-capacitance of the second FET 2 b. In this case, a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes a transmission state, and a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes an isolation state.
FIG. 3 shows an equivalent circuit in a case where the first FET 2 a and the third FET 2 c are turned off and the second FET 2 b is turned on. In FIG. 3, reference symbol 8 a denotes an off-capacitance of the first FET 2 a; 8 c, an off-capacitance of the third FET 2 c; and 7 b, an on-resistance of the second FET 2 b. In this case, a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes the isolation state, and a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes the transmission state.
According to the first embodiment of the present invention, in a case where the high power handling capability is required when the state between the first input/output terminal 1 a and the third input/output terminal 1 c is set to the transmission state, there exists no FET through which a large current flows. As a result, there is no need to use an FET having a large gate width, which is effective in reducing a loss of the high-frequency switch.
Further, since the electric length of the high-frequency line 3 is set to ¼ wavelength of the operating frequency, when the state between the first input/output terminal 1 a and the second input/output terminal 1 b is set to the transmission state and the state between the first input/output terminal 1 a and the third input/output terminal 1 c is set to the isolation state, high-frequency signals which leak from the first input/output terminal 1 a into the third input/output terminal 1 c can be reduced, thereby improving the isolation property.
In addition, a relationship among the impedance Z1 a of the first input/output terminal 1 a, the impedance Z1 c of the third input/output terminal 1 c, and the impedance Z3 of the high-frequency line 3 is made to satisfy the following equation.
Z1a=Z1c=Z3
Accordingly, an impedance matching property of the high-frequency circuit can be obtained, which is effective in increasing the power handling capability and reducing the loss.
FIG. 4 is perspective view showing an appearance of a configuration in which the high-frequency switch shown in FIG. 1 is formed on a substrate. In FIG. 4, reference symbols 9 a and 9 b denote ground terminals; 10 a and 10 b, wires; 11, a semiconductor substrate; 12, a dielectric substrate; 13, a bias line; and 14, ground.
In FIG. 4, the high-frequency line 3 having a large occupation area is formed on the dielectric substrate 12 produced at a low cost, and components other than the high-frequency line 3 are formed on the semiconductor substrate 11. The high-frequency line 3 formed on the dielectric substrate 12, and the first input/output terminal 1 a and the third input/output terminal 1 c that are formed on the semiconductor substrate 11 are connected to each other via the wires 10 a and 10 b. With this configuration, an area for the semiconductor substrate 11 can be reduced, which is effective in reducing costs of the high-frequency switch.
In the above embodiment, the electric length of the high-frequency line is set to ¼ wavelength of the operating frequency, and the relationship among the impedance Z1 a of the first input/output terminal 1 a, the impedance Z1 c of the third input/output terminal 1 c, and the impedance Z3 of the high-frequency line 3 is made to satisfy the following equation.
Z1a=Z1c=Z3
However, even when the electric length of the high-frequency line is set to ¼ wavelength of the necessary frequency, and the relationship among the impedance Z1 a of the first input/output terminal 1 a, the impedance Z1 c of the third input/output terminal 1 c, and the impedance Z3 of the high-frequency line 3 is made to satisfy the following equation
Z1c=2×Z1a,
Z3=v2×Z1a,
the impedance matching property of the high-frequency circuit can be obtained, and the same effect can be achieved.
Second Embodiment
FIG. 5 is a diagram showing a configuration of a high-frequency switch according to a second embodiment of the present invention. The high-frequency switch includes a first input/output terminal 1 a, a second input/output terminal 1 b, a third input/output terminal 1 c, first FETs 2 a and 2 d cascade-connected with each other, a second FET 2 b, third FETs 2 c and 2 e cascade-connected with each other, a high-frequency line 3, a first control signal terminal 4 a, a second control signal terminal 4 b, a first resistor 5 a, a second resistor 5 b, a third resistor 5 c, a fourth resistor 5 d, a fifth resistor 5 e, a first ground 6 a, and a second ground 6 b.
Next, an operation of the high-frequency switch according to the second embodiment of the present invention will be described.
FIG. 6 is an equivalent circuit in a case where the first FETs 2 a and 2 d cascade-connected with each other and the third FETs 2 c and 2 e cascade-connected with each other are turned on and the second FET 2 b is turned off. In FIG. 6, reference symbols 7 a and 7 d denote on-resistances of the first FETs 2 a and 2 d cascade-connected with each other; 7 c and 7 e, on-resistances of the third FETs 2 c and 2 e cascade-connected with each other; and 8 b, an off-capacitance of the second FET 2 b. In this case, a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes a transmission state, and a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes an isolation state.
FIG. 7 is an equivalent circuit in a case where the first FETs 2 a and 2 d cascade-connected with each other and the third FETs 2 c and 2 e cascade-connected with each other are turned off and the second FET 2 b is turned on. Reference symbols 8 a and 8 d denote off-capacitances of the first FETs 2 a and 2 d cascade-connected with each other; 8 c and 8 e, off-capacitances of the third FETs 2 c and 2 e cascade-connected with each other; and 7 b, an on-resistance of the second FET 2 b. In this case, a state between the first input/output terminal 1 a and the second input/output terminal 1 b becomes the isolation state, and a state between the first input/output terminal 1 a and the third input/output terminal 1 c becomes the transmission state.
According to the second embodiment of the present invention, in a case where the high power handling capability is required when the state between the first input/output terminal 1 a and the second input/output terminal 1 b is set to the transmission state, there exists no FET through which a large current flows. As a result, there is no need to use an FET having a large gate width, which is effective in reducing the loss of the high-frequency switch. In addition, while a high voltage is applied to each of the first FETs and the third FETs, because a plurality of FETs are cascade-connected with each other, the voltage is distributed, thereby making it possible to reduce the voltage applied to each FET. In the second embodiment, the case where the number of cascade-connections is two has been described. Alternatively, by increasing the number of connections, it is possible to increase the effect of reducing the voltage due to the distribution of the voltage.
Third Embodiment
FIG. 8 is a diagram showing a configuration of a high-frequency switch according to a third embodiment of the present invention. Series capacitors 15 a and 15 b are respectively provided between a first ground 6 a and a second FET 2 b and between the second ground 6 b and a third FET 2 c.
According to the third embodiment of the present invention, parasitic inductance between the switching elements and the grounds, that is, between the first ground 6 a and the second FET 2 b and between the second ground 6 b and the third FET 2 c, and the series capacitors 15 a and 15 b resonate in series with each other. As a result, the parasitic inductance can be removed, which is effective in reducing the loss of the high-frequency switch and increasing the isolation property.
Fourth Embodiment
FIG. 9 is a diagram showing a configuration of a high-frequency switch according to a fourth embodiment of the present invention. Parallel inductors 16 a, 16 b, and 16 c are connected in parallel with a first FET 2 a, a second FET 2 b, and a third FET 2 c, respectively.
According to the fourth embodiment of the present invention, the off-capacitance provided by the switching element resonates in parallel with the parallel inductors connected in parallel with the switching elements. As a result, it is possible to increase the isolation property at the time when the switching element is turned off, which is effective in reducing the loss of the high-frequency switch and increasing the isolation property.
Further, in each embodiment, the case where the FETs are each used as a switching element has been described. Alternatively, a PIN diode, a varactor diode, or an MEMS switch may be used as the switching element.
Also in the second to fourth embodiments, in the same manner as in the first embodiment, a high-frequency line having a large occupation area is formed on a dielectric substrate produced at a low cost, and components other than the high-frequency line are formed on a semiconductor substrate. The high-frequency line formed on the dielectric substrate, and a first input/output terminal and a third input/output terminal that are formed on the semiconductor substrate are connected to each other via wires. With this configuration, an area for the semiconductor substrate can be reduced, which is effective in reducing costs of the high-frequency switch.
Further, also in the second to fourth embodiments, in the same manner as in the first embodiment, when the electric length of the high-frequency line is set to ¼ wavelength of the operating frequency, and the relationship among the impedance Z1 a of the first input/output terminal 1 a, the impedance Z1 c of the third input/output terminal 1 c, and the impedance Z3 of the high-frequency line 3 is set to satisfy the following formula
Z1a=Z1c=Z3
or
Z1c=2×Z1a,
Z3=v2×Z1a,
the impedance matching property of the high-frequency circuit can be obtained, which is effective in increasing the power handling capability and reducing the loss.
According to the present invention, a high-frequency switch with a low loss and high power handling capability can be achieved. Therefore, in a case where the present invention is applied to an antenna of radio communication equipment, the antenna can be used with a low loss and large power.

Claims (12)

1. A high-frequency switch, comprising:
a first input/output terminal;
a first switching element having one end connected to the first input/output terminal;
a second switching element having one end connected to the other end of the first switching element;
a first ground connected to the other end of the second switching element;
a second input/output terminal connected to the other end of the first switching element;
a high-frequency line having one end connected to the first input/output terminal;
a third switching element having one end connected to the other end of the high-frequency line;
a second ground connected to the other end of the third switching element; and
a third input/output terminal connected to the other end of the high-frequency line, wherein
the high-frequency line is formed on a dielectric substrate; and
components other than the high-frequency line are formed on a semiconductor substrate.
2. A high-frequency switch according to claim 1, wherein:
the first switching element, the second switching element, and the third switching element each comprise a field effect transistor; and
the field effect transistors each have a saturation current set to satisfy the following relationship:
(the third switching element)≧(the first switching element)≧(the second switching element).
3. A high-frequency switch according to claim 1, wherein the first switching element and the third switching element each have a plurality of switching elements cascade-connected with each other.
4. A high-frequency switch according to any one of claims 1 to 3, wherein at least one of the first ground and the second ground comprises a series capacitor.
5. A high-frequency switch according to any one of claims 1 to 3, wherein at least one of the first switching element, the second switching element, and the third switching element comprises a parallel inductor.
6. A high-frequency switch according to claim 1, wherein:
the high-frequency line has an electric length set to ¼ wavelength of an operating frequency; and
impedance values are set such that impedance of the first input/output terminal, impedance of the third input/output terminal, and impedance of the high-frequency line are set to be equal to each other.
7. A high-frequency switch according to claim 1, wherein:
the high-frequency line has an electric length set to ¼ wavelength of an operating frequency; and
impedance values are set such that impedance of the third input/output terminal is twice as large as impedance of the first input/output terminal, and impedance of the high-frequency line is √{square root over (2)} times as large as the impedance of the first input/output terminal.
8. A high-frequency switch according to claim 1, wherein:
the components other than the high-frequency line include the first input/output terminal, the first switching element, the second switching element, the first ground, the second input/output terminal, the third switching element, the second ground, and the third input/output terminal.
9. A high-frequency switch according to claim 1, wherein:
the high-frequency line formed on the dielectric substrate is loop-shaped.
10. A high-frequency switch according to claim 9, further comprising:
a first wire that connects the first input/output terminal to the one end of the high-frequency line; and
a second wire that connects the third input/output terminal to the other end of the high-frequency line.
11. A high-frequency switch according to claim 1, wherein:
the first input/output terminal is directly connected to the one end of the high-frequency line and the one end of the first switching element,
the third input/output terminal is directly connected to the other end of the high-frequency line and the one end of the third switching element, and
the second input/output terminal is directly connected to the other end of the first switching element and to the one end of the second switching element.
12. A high-frequency switch, comprising:
a first input/output terminal;
a first switching element having one end connected to the first input/output terminal;
a second switching element having one end connected to the other end of the first switching element;
a first ground connected to the other end of the second switching element;
a second input/output terminal connected to the other end of the first switching element;
only one high-frequency line, the high-frequency line having one end connected to the first input/output terminal;
a third switching element having one end connected to the other end of the high-frequency line;
a second ground connected to the other end of the third switching element; and
a third input/output terminal connected to the other end of the high-frequency line.
US11/748,852 2006-11-07 2007-05-15 High-frequency switch Active 2027-12-05 US7612633B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006301556A JP2007166596A (en) 2005-11-18 2006-11-07 High-frequency switch
JP2006-301556 2006-11-07

Publications (2)

Publication Number Publication Date
US20080106353A1 US20080106353A1 (en) 2008-05-08
US7612633B2 true US7612633B2 (en) 2009-11-03

Family

ID=39359240

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/748,852 Active 2027-12-05 US7612633B2 (en) 2006-11-07 2007-05-15 High-frequency switch

Country Status (1)

Country Link
US (1) US7612633B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090160527A1 (en) * 2007-12-25 2009-06-25 Samsung Electro-Mechanics Co., Ltd. High frequency switching circuit
US9685946B2 (en) 2015-01-30 2017-06-20 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US9831869B2 (en) 2015-01-30 2017-11-28 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8421122B2 (en) * 2010-05-20 2013-04-16 Cree, Inc. High power gallium nitride field effect transistor switches
JP5786894B2 (en) * 2013-05-20 2015-09-30 株式会社村田製作所 Impedance matching switch circuit, impedance matching switch circuit module, and impedance matching circuit module

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4897563A (en) * 1988-08-01 1990-01-30 Itt Corporation N-way MMIC redundant switch
US5159297A (en) * 1990-05-31 1992-10-27 Fujitsu Limited Switching circuit having constant impedance regardless switching operation thereof
US5193218A (en) * 1990-03-08 1993-03-09 Sony Corporation Signal transmission reception switching apparatus
US6693498B1 (en) * 2000-02-22 2004-02-17 Murata Manufacturing Co. Ltd SPDT switch and communication unit using the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4897563A (en) * 1988-08-01 1990-01-30 Itt Corporation N-way MMIC redundant switch
US5193218A (en) * 1990-03-08 1993-03-09 Sony Corporation Signal transmission reception switching apparatus
US5159297A (en) * 1990-05-31 1992-10-27 Fujitsu Limited Switching circuit having constant impedance regardless switching operation thereof
US6693498B1 (en) * 2000-02-22 2004-02-17 Murata Manufacturing Co. Ltd SPDT switch and communication unit using the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Val Kaper, et al. "Monolithic AlGaN/GaN HEMT SPDT switch" IEEE 12th GAAS Symposium, 2004, pp. 83-86.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090160527A1 (en) * 2007-12-25 2009-06-25 Samsung Electro-Mechanics Co., Ltd. High frequency switching circuit
US8183908B2 (en) * 2007-12-25 2012-05-22 Samsung Electro-Mechanics Co., Ltd. High frequency switching circuit for reducing insertion loss and restricting variations in harmonic levels
US9685946B2 (en) 2015-01-30 2017-06-20 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US9831869B2 (en) 2015-01-30 2017-11-28 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches

Also Published As

Publication number Publication date
US20080106353A1 (en) 2008-05-08

Similar Documents

Publication Publication Date Title
US7492238B2 (en) Radio-frequency switching circuit and semiconductor device
US7847655B2 (en) Switching circuit
US6882829B2 (en) Integrated circuit incorporating RF antenna switch and power amplifier
US6496684B2 (en) SPST switch, SPDT switch, and communication apparatus using the SPDT switch
US7538643B2 (en) Switch circuit
US6563366B1 (en) High-frequency Circuit
CN101252352B (en) Semiconductor integrated circuit device and high-frequency power amplifier module
US20050239415A1 (en) High-frequency switch circuit and high-frequency transmitting/receiving apparatus
US20010040479A1 (en) Electronic switch
CN108233881B (en) Amplifier circuit and packaged amplifier circuit
US20180302046A1 (en) Integrated gallium nitride power amplifier and switch
US20060114051A1 (en) High-frequency switch circuit arrangement
KR100976627B1 (en) Switching circuit for millimeter wave band applications
US20110140764A1 (en) Cmos switch for use in radio frequency switching and isolation enhancement method
CN108781079B (en) High throw number RF switch
US9450545B2 (en) Dual-band semiconductor RF amplifier device
US7612633B2 (en) High-frequency switch
US8482360B2 (en) RF switch with high isolation performance
US7633357B2 (en) SPST switch, SPDT switch and MPMT switch
JP2007166596A (en) High-frequency switch
JP4534405B2 (en) High frequency switch circuit and electronic device using the same
US11770141B2 (en) Switch device, system and corresponding methods
CN108233912B (en) Double-pole double-throw radio frequency switch
JP2007299948A (en) High frequency semiconductor switch
US6765454B2 (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI ELECTRIC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HANGAI, MASATAKE;TARUI, YUKINOBU;NISHINO, TAMOTSU;AND OTHERS;REEL/FRAME:019450/0129;SIGNING DATES FROM 20070517 TO 20070530

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12