US6728902B2 - Integrated circuit having a self-test device for carrying out a self-test of the integrated circuit - Google Patents

Integrated circuit having a self-test device for carrying out a self-test of the integrated circuit Download PDF

Info

Publication number
US6728902B2
US6728902B2 US09/767,393 US76739301A US6728902B2 US 6728902 B2 US6728902 B2 US 6728902B2 US 76739301 A US76739301 A US 76739301A US 6728902 B2 US6728902 B2 US 6728902B2
Authority
US
United States
Prior art keywords
test
self
integrated circuit
test device
program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US09/767,393
Other versions
US20010011904A1 (en
Inventor
Robert Kaiser
Florian Schamberger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changxin Memory Technologies Inc
Siemens AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Assigned to SIEMENS AKTIENGESELLSCHAFT reassignment SIEMENS AKTIENGESELLSCHAFT ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KAISER, ROBERT, SCHAMBERGER, FLORIAN
Publication of US20010011904A1 publication Critical patent/US20010011904A1/en
Application granted granted Critical
Publication of US6728902B2 publication Critical patent/US6728902B2/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SIEMENS AKTIENGESELLSCHAFT
Assigned to QIMONDA AG reassignment QIMONDA AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: QIMONDA AG
Assigned to POLARIS INNOVATIONS LIMITED reassignment POLARIS INNOVATIONS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Assigned to CHANGXIN MEMORY TECHNOLOGIES, INC reassignment CHANGXIN MEMORY TECHNOLOGIES, INC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: POLARIS INNOVATIONS LIMITED
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers
    • G06F11/2635—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers using a storage for the test inputs, e.g. test ROM, script files
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/31813—Test pattern generators

Definitions

  • the invention relates to an integrated circuit having a self-test device for carrying out a self-test of the integrated circuit.
  • the self-test device built-in self-test subjects certain circuit components of the integrated circuit to a test and after that test has been completed a result signal is transmitted outside the integrated circuit.
  • Self-test devices can be implemented either as wired logic or through the use of a controller or processor which processes an appropriate test program. In the latter case it is possible to feed various test programs into the self-test device in succession from the outside.
  • the test programs each permit different tests to be executed. That procedure may be problematic, in particular if a large number of integrated circuits are to be subjected to a self-test simultaneously. Even with integrated circuits of the same type, different program running times for the test programs which are to be carried out in succession may in fact occur depending on the way in which the test runs.
  • the individual test programs are supplied by a central external control unit and the loading of the respective successive test programs into the individual integrated circuits is intended to be carried out simultaneously in each case by the control unit, it is necessary to initially wait for the preceding test program in all of the relevant integrated circuits to be completed. That means that the execution of the next respective test program cannot be started until all of the integrated circuits have previously completed the preceding test program. That procedure, which is respectively tailored to the longest possible program execution time, leads to a long period of time being required for the execution of all of the test programs.
  • an integrated circuit comprising a self-test device for carrying out a self-test of the integrated circuit.
  • the self-test device has a control output.
  • a program memory is connected to the self-test device for storing at least one test program supplied from outside the integrated circuit and executed while the self-test device carries out a self-test.
  • the self-test device uses the control output to control loading of a respective test program to be executed, from outside the integrated circuit into the program memory.
  • the loading of the test program into the program memory of the integrated circuit does not take place under the control of an external control unit but rather automatically through the use of the self-test device located on the chip.
  • This has the advantage that there is no need for an external control unit to control the supplying of the test programs. All that is necessary is one external program memory from which the self-test device can call the respectively required test program through its control output.
  • the execution of a plurality of test programs which are to be successively executed and loaded into the program memory in succession is carried out in the integrated circuit according to the invention in a time-optimized manner. That is because the control is carried out by the self-test device which actually carries out the self-test.
  • the integrated circuit may be any desired integrated circuit such as, for example, a memory circuit or a logic circuit.
  • the self-tests do not differ in this case in type from known self-tests.
  • the invention differs from them in terms of the control of the loading of the test programs into the program memory of the integrated circuit.
  • the self-test device executes a plurality of test programs in succession and, after completion of the preceding test program, automatically loads the respectively next test program into the program memory from outside the integrated circuit, by control through its control output.
  • This time period is dependent on the way in which the respective test runs, so that the integrated circuit according to the invention can react flexibly to different program running times and no delay times are produced between the execution of successive test programs.
  • the invention is advantageous in particular if, as described at the outset, a large number of identical integrated circuits carry out a self-test simultaneously. Since each integrated circuit automatically controls the supplying of the next respective test program, the integrated circuits are independent of one another in terms of the starting of the processing of the respectively following test program. Even if all of the integrated circuits process the same test programs in succession, it is possible, as already mentioned, for different program running times to occur in the different circuits. This is due to the way in which the test runs and is dependent, for example, on whether or not an error is detected at an early point during the processing of a test program. In the aforesaid case, a test program can possibly be completed early.
  • the invention is capable of minimizing the overall test duration for all of the integrated circuits.
  • the self-test device has a result signal output through which a common result signal for tests having been carried out in accordance with the executed test programs is supplied outside the integrated circuit after execution of a plurality of test programs having been loaded in succession into the program memory from outside the integrated circuit.
  • FIG. 1 is a block circuit diagram of a first exemplary embodiment of the invention.
  • FIG. 2 is a block circuit diagram of a portion of a second exemplary embodiment of the invention.
  • FIG. 1 there is seen an integrated circuit I c with a self-test device B, an internal program memory MI and a circuit unit C which is to be tested.
  • the self-test device B is a controller or processor for carrying out a self-test of the circuit unit C (built-in self-test).
  • the self-test device B tests the circuit unit C according to a test program P which is stored in the internal program memory MI.
  • program instructions D of the test program P are transmitted from the internal program memory MI to the self-test device B.
  • the self-test device B transmits appropriate test signals E to the circuit unit C and in response receives appropriate response signals F from the circuit unit C.
  • response signals F are compared with expected reference values in the self-test device B.
  • the self-test device B transfers a result signal S to outside the integrated circuit IC.
  • the result signal S provides information on the results of all of the tests which have been carried out previously.
  • FIG. 1 also shows an external program memory ME which is used to store a plurality of test programs P.
  • the self-test device B of the integrated circuit IC has a control output CTR which is connected to a control input of the external program memory ME. Furthermore, a data output of the external program memory ME is connected to a data input of the internal program memory MI of the integrated circuit IC.
  • the control output CTR of the self-test device B transfers control signals to the external program memory ME.
  • the program memory ME transfers the respectively desired test program P to the internal program memory MI as a function of the control signals from the self-test device B.
  • the self-test device B is thus capable of automatically determining the time at which a test program P that is to be respectively executed is to be loaded into the internal program memory MI.
  • the self-test device B of the integrated circuit IC therefore has a master function with respect to the external program memory ME.
  • the loading of a test program can take place, for example, during the activation of the integrated circuit IC whenever it is being initialized.
  • the self-test device B contains a circuit group for detecting an appropriate initialization signal.
  • the self-test device B tests the circuit component C through the use of a large number of test programs P which are to be carried out in succession.
  • the control output CTR of the self-test device B automatically controls the loading of the respectively following test program P into the internal program memory MI after completion of the respectively previous test program P to be executed.
  • a plurality of test programs P are processed in a time-optimized manner without unnecessary waiting times arising between the execution of the different test programs.
  • the integrated circuit IC illustrated in FIG. 1 advantageously requires no additional external circuit unit for controlling the loading of the test programs P from the external program memory ME into the internal program memory MI.
  • the self-test can thus be carried out by the self-test device B with little expenditure on hardware.
  • each of the integrated circuits may be assigned a separate external program memory ME in which the same test programs P are stored in each case and to which the respective self-test device B is connected through its control output CTR. Then, the successive test programs P are processed by the different integrated circuits C independently in terms of timing. This is a further advantage in comparison with the controlling of the supplying of the test programs P by an external control unit.
  • FIG. 2 shows a portion of an embodiment of the invention which is an alternative to FIG. 1 and which differs from it only in terms of the components illustrated in FIG. 2 .
  • the control output CTR of the self-test device B in FIG. 2 is connected to a control input of an address counter AC which transfers one or more addresses ADR to the external program memory ME as a function of the control signal.
  • the data output of the external program memory ME transfers the test program P, respectively determined by the received addresses ADR, to the internal program memory MI.
  • test programs P are processed by the self-test device B in accordance with a working clock which is either generated on the integrated circuit IC itself or is fed to it from the outside through a special clock input.
  • the result signal S of the self-test device B is transferred to outside the integrated circuit IC after the execution of each of all of the test programs P.
  • that signal is a result signal which only provides information as to whether or not the integrated circuit IC or the circuit component C tested therein has an error (fail/no-fail-signal).
  • test-test device B it is possible to provide for the self-test to be carried out by the self-test device B only in a test operating mode of the integrated circuit IC, in which case the latter can be placed in the test operating mode in a known manner.
  • test-mode entries are described, for example, in various JEDEC Standards.

Abstract

An integrated circuit includes a self-test device which is provided for executing a self-test of the integrated circuit and which has a control output. A program memory is connected to the self-test device for storing at least one test program supplied from outside the integrated circuit. The test program is run by the self-test device during execution of a self-test. The self-test device controls loading of a respective test program to be run into the program memory from outside the integrated circuit through the control output thereof.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of copending International Application No. PCT/DE99/02069, filed Jul. 5, 1999, which designated the United States.
BACKGROUND OF THE INVENTION FIELD OF THE INVENTION
The invention relates to an integrated circuit having a self-test device for carrying out a self-test of the integrated circuit.
Such an integrated circuit is described, for example, in U.S. Pat. No. 5,173,906. The self-test device (built-in self-test) subjects certain circuit components of the integrated circuit to a test and after that test has been completed a result signal is transmitted outside the integrated circuit.
Self-test devices can be implemented either as wired logic or through the use of a controller or processor which processes an appropriate test program. In the latter case it is possible to feed various test programs into the self-test device in succession from the outside. The test programs each permit different tests to be executed. That procedure may be problematic, in particular if a large number of integrated circuits are to be subjected to a self-test simultaneously. Even with integrated circuits of the same type, different program running times for the test programs which are to be carried out in succession may in fact occur depending on the way in which the test runs. If the individual test programs are supplied by a central external control unit and the loading of the respective successive test programs into the individual integrated circuits is intended to be carried out simultaneously in each case by the control unit, it is necessary to initially wait for the preceding test program in all of the relevant integrated circuits to be completed. That means that the execution of the next respective test program cannot be started until all of the integrated circuits have previously completed the preceding test program. That procedure, which is respectively tailored to the longest possible program execution time, leads to a long period of time being required for the execution of all of the test programs.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide an integrated circuit having a self-test device for carrying out a self-test of the integrated circuit, which overcomes the hereinafore-mentioned disadvantages of the heretofore-known devices of this general type and in which it is possible for the self-test to be performed on a large number of such circuits in less time.
With the foregoing and other objects in view there is provided, in accordance with the invention, an integrated circuit, comprising a self-test device for carrying out a self-test of the integrated circuit. The self-test device has a control output. A program memory is connected to the self-test device for storing at least one test program supplied from outside the integrated circuit and executed while the self-test device carries out a self-test. The self-test device uses the control output to control loading of a respective test program to be executed, from outside the integrated circuit into the program memory.
Therefore, in the invention, the loading of the test program into the program memory of the integrated circuit does not take place under the control of an external control unit but rather automatically through the use of the self-test device located on the chip. This has the advantage that there is no need for an external control unit to control the supplying of the test programs. All that is necessary is one external program memory from which the self-test device can call the respectively required test program through its control output.
The execution of a plurality of test programs which are to be successively executed and loaded into the program memory in succession is carried out in the integrated circuit according to the invention in a time-optimized manner. That is because the control is carried out by the self-test device which actually carries out the self-test.
The integrated circuit may be any desired integrated circuit such as, for example, a memory circuit or a logic circuit. The self-tests do not differ in this case in type from known self-tests. The invention differs from them in terms of the control of the loading of the test programs into the program memory of the integrated circuit.
In accordance with another feature of the invention, the self-test device executes a plurality of test programs in succession and, after completion of the preceding test program, automatically loads the respectively next test program into the program memory from outside the integrated circuit, by control through its control output.
This has the advantage of causing the self-test device to supply the test programs to the program memory according to requirements, specifically directly after completion of the previously executed test program. As a result there is no time loss between the execution of the different test programs, irrespective of how long the self-test device is required to carry out the respective test. This time period is dependent on the way in which the respective test runs, so that the integrated circuit according to the invention can react flexibly to different program running times and no delay times are produced between the execution of successive test programs.
The invention is advantageous in particular if, as described at the outset, a large number of identical integrated circuits carry out a self-test simultaneously. Since each integrated circuit automatically controls the supplying of the next respective test program, the integrated circuits are independent of one another in terms of the starting of the processing of the respectively following test program. Even if all of the integrated circuits process the same test programs in succession, it is possible, as already mentioned, for different program running times to occur in the different circuits. This is due to the way in which the test runs and is dependent, for example, on whether or not an error is detected at an early point during the processing of a test program. In the aforesaid case, a test program can possibly be completed early. In the case of a large number of test programs which are to be carried out in succession, under certain circumstances on each occasion it will be a different circuit of the integrated circuits which are to be tested simultaneously that will require the most time to execute the respective program. This results in an overall harmonization of the test duration as a whole for all of the integrated circuits which are to be tested simultaneously. Thus, the invention is capable of minimizing the overall test duration for all of the integrated circuits.
In accordance with a concomitant feature of the invention, the self-test device has a result signal output through which a common result signal for tests having been carried out in accordance with the executed test programs is supplied outside the integrated circuit after execution of a plurality of test programs having been loaded in succession into the program memory from outside the integrated circuit.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in an integrated circuit having a self-test device for carrying out a self-test of the integrated circuit, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block circuit diagram of a first exemplary embodiment of the invention; and
FIG. 2 is a block circuit diagram of a portion of a second exemplary embodiment of the invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring now to the figures of the drawings in detail and first, particularly, to FIG. 1 thereof, there is seen an integrated circuit Ic with a self-test device B, an internal program memory MI and a circuit unit C which is to be tested. The self-test device B is a controller or processor for carrying out a self-test of the circuit unit C (built-in self-test). The self-test device B tests the circuit unit C according to a test program P which is stored in the internal program memory MI. In order to do this, program instructions D of the test program P are transmitted from the internal program memory MI to the self-test device B. The self-test device B then transmits appropriate test signals E to the circuit unit C and in response receives appropriate response signals F from the circuit unit C. These response signals F are compared with expected reference values in the self-test device B. After the self-test has been terminated, the self-test device B transfers a result signal S to outside the integrated circuit IC. The result signal S provides information on the results of all of the tests which have been carried out previously.
FIG. 1 also shows an external program memory ME which is used to store a plurality of test programs P. The self-test device B of the integrated circuit IC has a control output CTR which is connected to a control input of the external program memory ME. Furthermore, a data output of the external program memory ME is connected to a data input of the internal program memory MI of the integrated circuit IC. The control output CTR of the self-test device B transfers control signals to the external program memory ME. The program memory ME transfers the respectively desired test program P to the internal program memory MI as a function of the control signals from the self-test device B. The self-test device B is thus capable of automatically determining the time at which a test program P that is to be respectively executed is to be loaded into the internal program memory MI. The self-test device B of the integrated circuit IC therefore has a master function with respect to the external program memory ME. The loading of a test program can take place, for example, during the activation of the integrated circuit IC whenever it is being initialized. Then, the self-test device B contains a circuit group for detecting an appropriate initialization signal.
In the present case, the self-test device B tests the circuit component C through the use of a large number of test programs P which are to be carried out in succession. For this purpose, the control output CTR of the self-test device B automatically controls the loading of the respectively following test program P into the internal program memory MI after completion of the respectively previous test program P to be executed. In the manner described, a plurality of test programs P are processed in a time-optimized manner without unnecessary waiting times arising between the execution of the different test programs.
The integrated circuit IC illustrated in FIG. 1 advantageously requires no additional external circuit unit for controlling the loading of the test programs P from the external program memory ME into the internal program memory MI. The self-test can thus be carried out by the self-test device B with little expenditure on hardware.
Particular advantages are gained if a large number of integrated circuits, which are structured as illustrated in FIG. 1, carry out a self-test simultaneously. For example, each of the integrated circuits may be assigned a separate external program memory ME in which the same test programs P are stored in each case and to which the respective self-test device B is connected through its control output CTR. Then, the successive test programs P are processed by the different integrated circuits C independently in terms of timing. This is a further advantage in comparison with the controlling of the supplying of the test programs P by an external control unit.
FIG. 2 shows a portion of an embodiment of the invention which is an alternative to FIG. 1 and which differs from it only in terms of the components illustrated in FIG. 2. The control output CTR of the self-test device B in FIG. 2 is connected to a control input of an address counter AC which transfers one or more addresses ADR to the external program memory ME as a function of the control signal. The data output of the external program memory ME transfers the test program P, respectively determined by the received addresses ADR, to the internal program memory MI.
The test programs P are processed by the self-test device B in accordance with a working clock which is either generated on the integrated circuit IC itself or is fed to it from the outside through a special clock input.
In the present exemplary embodiments, the result signal S of the self-test device B is transferred to outside the integrated circuit IC after the execution of each of all of the test programs P. In the simplest case, that signal is a result signal which only provides information as to whether or not the integrated circuit IC or the circuit component C tested therein has an error (fail/no-fail-signal).
It is possible to provide for the self-test to be carried out by the self-test device B only in a test operating mode of the integrated circuit IC, in which case the latter can be placed in the test operating mode in a known manner. Known so-called test-mode entries are described, for example, in various JEDEC Standards.

Claims (3)

We claim:
1. In an integrated circuit, the improvement comprising:
a self-test device for carrying out a self-test of the integrated circuit, said self-test device having a control output; and
a program memory connected to said self-test device for storing at least one test program supplied from outside the integrated circuit and executed while said self-test device carries out a self-test;
said self-test device using said control output to control loading of a respective test program to be executed, from outside the integrated circuit into said program memory.
2. The integrated circuit according to claim 1, wherein said self-test device executes a plurality of the test programs in succession and, after completion of a preceding test program, automatically loads a respective next test program into said program memory from outside the integrated circuit, by control through said control output.
3. The integrated circuit according to claim 2, wherein said self-test device has a result signal output through which a common result signal for tests having been carried out in accordance with the executed test programs is supplied outside the integrated circuit after execution of a plurality of test programs having been loaded in succession into said program memory from outside the integrated circuit.
US09/767,393 1998-07-23 2001-01-23 Integrated circuit having a self-test device for carrying out a self-test of the integrated circuit Expired - Lifetime US6728902B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE19833208A DE19833208C1 (en) 1998-07-23 1998-07-23 Integrated circuit with built-in self-test device
DE19833208.4 1998-07-23
DE19833208 1998-07-23
PCT/DE1999/002069 WO2000005723A2 (en) 1998-07-23 1999-07-05 Integrated circuit comprising a self-test device for executing a self-test of the integrated circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE1999/002069 Continuation WO2000005723A2 (en) 1998-07-23 1999-07-05 Integrated circuit comprising a self-test device for executing a self-test of the integrated circuit

Publications (2)

Publication Number Publication Date
US20010011904A1 US20010011904A1 (en) 2001-08-09
US6728902B2 true US6728902B2 (en) 2004-04-27

Family

ID=7875086

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/767,393 Expired - Lifetime US6728902B2 (en) 1998-07-23 2001-01-23 Integrated circuit having a self-test device for carrying out a self-test of the integrated circuit

Country Status (7)

Country Link
US (1) US6728902B2 (en)
EP (1) EP1097460B1 (en)
JP (1) JP2002521674A (en)
KR (1) KR100600211B1 (en)
DE (2) DE19833208C1 (en)
TW (1) TW452687B (en)
WO (1) WO2000005723A2 (en)

Cited By (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030037277A1 (en) * 2001-08-20 2003-02-20 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6892322B1 (en) * 2000-10-26 2005-05-10 Cypress Semiconductor Corporation Method for applying instructions to microprocessor in test mode
CN100340987C (en) * 2005-07-08 2007-10-03 北京中星微电子有限公司 Chip examination system and method
CN100340988C (en) * 2005-07-08 2007-10-03 北京中星微电子有限公司 Chip checking system and method
US20100134133A1 (en) * 2008-11-27 2010-06-03 Stmicroelectronics S.R.L Method for performing an electrical testing of electronic devices
US7737724B2 (en) 2007-04-17 2010-06-15 Cypress Semiconductor Corporation Universal digital block interconnection and channel routing
US7761845B1 (en) 2002-09-09 2010-07-20 Cypress Semiconductor Corporation Method for parameterizing a user module
US7765095B1 (en) 2000-10-26 2010-07-27 Cypress Semiconductor Corporation Conditional branching in an in-circuit emulation system
US7770113B1 (en) 2001-11-19 2010-08-03 Cypress Semiconductor Corporation System and method for dynamically generating a configuration datasheet
US7774190B1 (en) 2001-11-19 2010-08-10 Cypress Semiconductor Corporation Sleep and stall in an in-circuit emulation system
US7825688B1 (en) 2000-10-26 2010-11-02 Cypress Semiconductor Corporation Programmable microcontroller architecture(mixed analog/digital)
US7844437B1 (en) 2001-11-19 2010-11-30 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US7893724B2 (en) 2004-03-25 2011-02-22 Cypress Semiconductor Corporation Method and circuit for rapid alignment of signals
US20110138241A1 (en) * 2001-07-30 2011-06-09 Taylor Richard D Built-in self-test using embedded memory and processor in an application specific integrated circuit
US8026739B2 (en) 2007-04-17 2011-09-27 Cypress Semiconductor Corporation System level interconnect with programmable switching
US8040266B2 (en) 2007-04-17 2011-10-18 Cypress Semiconductor Corporation Programmable sigma-delta analog-to-digital converter
US8049569B1 (en) 2007-09-05 2011-11-01 Cypress Semiconductor Corporation Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
US8069436B2 (en) 2004-08-13 2011-11-29 Cypress Semiconductor Corporation Providing hardware independence to automate code generation of processing device firmware
US8069405B1 (en) 2001-11-19 2011-11-29 Cypress Semiconductor Corporation User interface for efficiently browsing an electronic document using data-driven tabs
US8067948B2 (en) 2006-03-27 2011-11-29 Cypress Semiconductor Corporation Input/output multiplexer bus
US8069428B1 (en) 2001-10-24 2011-11-29 Cypress Semiconductor Corporation Techniques for generating microcontroller configuration information
US8078894B1 (en) 2007-04-25 2011-12-13 Cypress Semiconductor Corporation Power management architecture, method and configuration system
US8078970B1 (en) 2001-11-09 2011-12-13 Cypress Semiconductor Corporation Graphical user interface with user-selectable list-box
US8085100B2 (en) 2005-02-04 2011-12-27 Cypress Semiconductor Corporation Poly-phase frequency synthesis oscillator
US8085067B1 (en) 2005-12-21 2011-12-27 Cypress Semiconductor Corporation Differential-to-single ended signal converter circuit and method
US8089461B2 (en) 2005-06-23 2012-01-03 Cypress Semiconductor Corporation Touch wake for electronic devices
US8092083B2 (en) 2007-04-17 2012-01-10 Cypress Semiconductor Corporation Temperature sensor with digital bandgap
US8103496B1 (en) 2000-10-26 2012-01-24 Cypress Semicondutor Corporation Breakpoint control in an in-circuit emulation system
US8103497B1 (en) 2002-03-28 2012-01-24 Cypress Semiconductor Corporation External interface for event architecture
US8120408B1 (en) 2005-05-05 2012-02-21 Cypress Semiconductor Corporation Voltage controlled oscillator delay cell and method
US8130025B2 (en) 2007-04-17 2012-03-06 Cypress Semiconductor Corporation Numerical band gap
US8149048B1 (en) 2000-10-26 2012-04-03 Cypress Semiconductor Corporation Apparatus and method for programmable power management in a programmable analog circuit block
US8160864B1 (en) 2000-10-26 2012-04-17 Cypress Semiconductor Corporation In-circuit emulator and pod synchronized boot
US8176296B2 (en) 2000-10-26 2012-05-08 Cypress Semiconductor Corporation Programmable microcontroller architecture
US8286125B2 (en) 2004-08-13 2012-10-09 Cypress Semiconductor Corporation Model for a hardware device-independent method of defining embedded firmware for programmable systems
US8402313B1 (en) 2002-05-01 2013-03-19 Cypress Semiconductor Corporation Reconfigurable testing system and method
US8499270B1 (en) 2007-04-25 2013-07-30 Cypress Semiconductor Corporation Configuration of programmable IC design elements
US8516025B2 (en) 2007-04-17 2013-08-20 Cypress Semiconductor Corporation Clock driven dynamic datapath chaining
US8527949B1 (en) 2001-11-19 2013-09-03 Cypress Semiconductor Corporation Graphical user interface for dynamically reconfiguring a programmable device
US20140187170A1 (en) * 2010-11-23 2014-07-03 Infineon Technologies Ag System and Method for Testing a Radio Frequency Integrated Circuit
US9448964B2 (en) 2009-05-04 2016-09-20 Cypress Semiconductor Corporation Autonomous control in a programmable system
US9564902B2 (en) 2007-04-17 2017-02-07 Cypress Semiconductor Corporation Dynamically configurable and re-configurable data path
US9720805B1 (en) 2007-04-25 2017-08-01 Cypress Semiconductor Corporation System and method for controlling a target device
US10698662B2 (en) 2001-11-15 2020-06-30 Cypress Semiconductor Corporation System providing automatic source code generation for personalization and parameterization of user modules

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10041697A1 (en) * 2000-08-24 2002-03-14 Infineon Technologies Ag Method for testing a program-controlled unit by an external test device
US7269766B2 (en) * 2001-12-26 2007-09-11 Arm Limited Method and apparatus for memory self testing
JP2006268919A (en) * 2005-03-22 2006-10-05 Matsushita Electric Ind Co Ltd Built-in self test circuit of memory and self test method
US8446161B2 (en) * 2009-03-17 2013-05-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method of self monitoring and self repair for a semiconductor IC
US8228084B1 (en) * 2009-09-29 2012-07-24 Marvell International Ltd. Systems and methods for self-testing of integrated devices during production

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0018736A1 (en) 1979-05-01 1980-11-12 Motorola, Inc. Self-testing microcomputer and method of testing
US4482953A (en) 1980-05-30 1984-11-13 Fairchild Camera & Instrument Corporation Computer with console addressable PLA storing control microcode and microinstructions for self-test of internal registers and ALU
US4607366A (en) 1982-11-09 1986-08-19 Siemens Aktiengesellschaft Apparatus for testing a highly-integrated, microprogram-controlled electronic component
US5173906A (en) 1990-08-31 1992-12-22 Dreibelbis Jeffrey H Built-in self test for integrated circuits
US5537052A (en) * 1994-06-17 1996-07-16 Emc Corporation System and method for executing on board diagnostics and maintaining an event history on a circuit board
US5619512A (en) * 1993-11-08 1997-04-08 Nippondenso Co., Ltd. Integrated circuit having self-testing function
EP0827080A2 (en) 1996-08-28 1998-03-04 NEC Corporation Mircrocomputer with selfdiagnostic unit
US6014763A (en) * 1998-01-15 2000-01-11 International Business Machines Corporation At-speed scan testing
US6131174A (en) * 1998-08-27 2000-10-10 Lucent Technologies Inc. System and method for testing of embedded processor
US20010054166A1 (en) * 1999-12-27 2001-12-20 Yasuhiro Fukuda LSI having a built-in self-test circuit
US6427216B1 (en) * 1999-03-11 2002-07-30 Agere Systems Guardian Corp. Integrated circuit testing using a high speed data interface bus
US6577979B1 (en) * 1999-04-26 2003-06-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit with IP test circuit

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0018736A1 (en) 1979-05-01 1980-11-12 Motorola, Inc. Self-testing microcomputer and method of testing
US4482953A (en) 1980-05-30 1984-11-13 Fairchild Camera & Instrument Corporation Computer with console addressable PLA storing control microcode and microinstructions for self-test of internal registers and ALU
US4607366A (en) 1982-11-09 1986-08-19 Siemens Aktiengesellschaft Apparatus for testing a highly-integrated, microprogram-controlled electronic component
US5173906A (en) 1990-08-31 1992-12-22 Dreibelbis Jeffrey H Built-in self test for integrated circuits
US5619512A (en) * 1993-11-08 1997-04-08 Nippondenso Co., Ltd. Integrated circuit having self-testing function
US5537052A (en) * 1994-06-17 1996-07-16 Emc Corporation System and method for executing on board diagnostics and maintaining an event history on a circuit board
EP0827080A2 (en) 1996-08-28 1998-03-04 NEC Corporation Mircrocomputer with selfdiagnostic unit
US6014763A (en) * 1998-01-15 2000-01-11 International Business Machines Corporation At-speed scan testing
US6131174A (en) * 1998-08-27 2000-10-10 Lucent Technologies Inc. System and method for testing of embedded processor
US6427216B1 (en) * 1999-03-11 2002-07-30 Agere Systems Guardian Corp. Integrated circuit testing using a high speed data interface bus
US6577979B1 (en) * 1999-04-26 2003-06-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit with IP test circuit
US20010054166A1 (en) * 1999-12-27 2001-12-20 Yasuhiro Fukuda LSI having a built-in self-test circuit

Cited By (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7825688B1 (en) 2000-10-26 2010-11-02 Cypress Semiconductor Corporation Programmable microcontroller architecture(mixed analog/digital)
US10725954B2 (en) 2000-10-26 2020-07-28 Monterey Research, Llc Microcontroller programmable system on a chip
US8103496B1 (en) 2000-10-26 2012-01-24 Cypress Semicondutor Corporation Breakpoint control in an in-circuit emulation system
US10261932B2 (en) 2000-10-26 2019-04-16 Cypress Semiconductor Corporation Microcontroller programmable system on a chip
US10248604B2 (en) 2000-10-26 2019-04-02 Cypress Semiconductor Corporation Microcontroller programmable system on a chip
US10020810B2 (en) 2000-10-26 2018-07-10 Cypress Semiconductor Corporation PSoC architecture
US9843327B1 (en) 2000-10-26 2017-12-12 Cypress Semiconductor Corporation PSOC architecture
US7765095B1 (en) 2000-10-26 2010-07-27 Cypress Semiconductor Corporation Conditional branching in an in-circuit emulation system
US8736303B2 (en) 2000-10-26 2014-05-27 Cypress Semiconductor Corporation PSOC architecture
US8160864B1 (en) 2000-10-26 2012-04-17 Cypress Semiconductor Corporation In-circuit emulator and pod synchronized boot
US8149048B1 (en) 2000-10-26 2012-04-03 Cypress Semiconductor Corporation Apparatus and method for programmable power management in a programmable analog circuit block
US6892322B1 (en) * 2000-10-26 2005-05-10 Cypress Semiconductor Corporation Method for applying instructions to microprocessor in test mode
US9766650B2 (en) 2000-10-26 2017-09-19 Cypress Semiconductor Corporation Microcontroller programmable system on a chip with programmable interconnect
US8176296B2 (en) 2000-10-26 2012-05-08 Cypress Semiconductor Corporation Programmable microcontroller architecture
US8358150B1 (en) 2000-10-26 2013-01-22 Cypress Semiconductor Corporation Programmable microcontroller architecture(mixed analog/digital)
US8555032B2 (en) 2000-10-26 2013-10-08 Cypress Semiconductor Corporation Microcontroller programmable system on a chip with programmable interconnect
US8046652B2 (en) * 2001-07-30 2011-10-25 Marvell International Tecnology Ltd. Built-in self-test using embedded memory and processor in an application specific integrated circuit
US8566660B2 (en) 2001-07-30 2013-10-22 Marvell International Technology Ltd Built-in-self-test using embedded memory and processor in an application specific integrated circuit
US8321731B2 (en) 2001-07-30 2012-11-27 Marvell International Technology Ltd. Built-in-self-test using embedded memory and processor in an application specific integrated circuit
US20110138241A1 (en) * 2001-07-30 2011-06-09 Taylor Richard D Built-in self-test using embedded memory and processor in an application specific integrated circuit
US8874983B2 (en) 2001-07-30 2014-10-28 Marvell International Technology Ltd. Built-in-self-test using embedded memory and processor in an application specific intergrated circuit
US20030037277A1 (en) * 2001-08-20 2003-02-20 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US8793635B1 (en) 2001-10-24 2014-07-29 Cypress Semiconductor Corporation Techniques for generating microcontroller configuration information
US10466980B2 (en) 2001-10-24 2019-11-05 Cypress Semiconductor Corporation Techniques for generating microcontroller configuration information
US8069428B1 (en) 2001-10-24 2011-11-29 Cypress Semiconductor Corporation Techniques for generating microcontroller configuration information
US8078970B1 (en) 2001-11-09 2011-12-13 Cypress Semiconductor Corporation Graphical user interface with user-selectable list-box
US10698662B2 (en) 2001-11-15 2020-06-30 Cypress Semiconductor Corporation System providing automatic source code generation for personalization and parameterization of user modules
US8069405B1 (en) 2001-11-19 2011-11-29 Cypress Semiconductor Corporation User interface for efficiently browsing an electronic document using data-driven tabs
US7844437B1 (en) 2001-11-19 2010-11-30 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US8533677B1 (en) 2001-11-19 2013-09-10 Cypress Semiconductor Corporation Graphical user interface for dynamically reconfiguring a programmable device
US8527949B1 (en) 2001-11-19 2013-09-03 Cypress Semiconductor Corporation Graphical user interface for dynamically reconfiguring a programmable device
US7774190B1 (en) 2001-11-19 2010-08-10 Cypress Semiconductor Corporation Sleep and stall in an in-circuit emulation system
US7770113B1 (en) 2001-11-19 2010-08-03 Cypress Semiconductor Corporation System and method for dynamically generating a configuration datasheet
US8370791B2 (en) 2001-11-19 2013-02-05 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US8103497B1 (en) 2002-03-28 2012-01-24 Cypress Semiconductor Corporation External interface for event architecture
US8402313B1 (en) 2002-05-01 2013-03-19 Cypress Semiconductor Corporation Reconfigurable testing system and method
US7761845B1 (en) 2002-09-09 2010-07-20 Cypress Semiconductor Corporation Method for parameterizing a user module
US7893724B2 (en) 2004-03-25 2011-02-22 Cypress Semiconductor Corporation Method and circuit for rapid alignment of signals
US8069436B2 (en) 2004-08-13 2011-11-29 Cypress Semiconductor Corporation Providing hardware independence to automate code generation of processing device firmware
US8286125B2 (en) 2004-08-13 2012-10-09 Cypress Semiconductor Corporation Model for a hardware device-independent method of defining embedded firmware for programmable systems
US8085100B2 (en) 2005-02-04 2011-12-27 Cypress Semiconductor Corporation Poly-phase frequency synthesis oscillator
US8120408B1 (en) 2005-05-05 2012-02-21 Cypress Semiconductor Corporation Voltage controlled oscillator delay cell and method
US8089461B2 (en) 2005-06-23 2012-01-03 Cypress Semiconductor Corporation Touch wake for electronic devices
CN100340987C (en) * 2005-07-08 2007-10-03 北京中星微电子有限公司 Chip examination system and method
CN100340988C (en) * 2005-07-08 2007-10-03 北京中星微电子有限公司 Chip checking system and method
US8085067B1 (en) 2005-12-21 2011-12-27 Cypress Semiconductor Corporation Differential-to-single ended signal converter circuit and method
US8067948B2 (en) 2006-03-27 2011-11-29 Cypress Semiconductor Corporation Input/output multiplexer bus
US8717042B1 (en) 2006-03-27 2014-05-06 Cypress Semiconductor Corporation Input/output multiplexer bus
US8040266B2 (en) 2007-04-17 2011-10-18 Cypress Semiconductor Corporation Programmable sigma-delta analog-to-digital converter
US8026739B2 (en) 2007-04-17 2011-09-27 Cypress Semiconductor Corporation System level interconnect with programmable switching
US8516025B2 (en) 2007-04-17 2013-08-20 Cypress Semiconductor Corporation Clock driven dynamic datapath chaining
US8092083B2 (en) 2007-04-17 2012-01-10 Cypress Semiconductor Corporation Temperature sensor with digital bandgap
US8130025B2 (en) 2007-04-17 2012-03-06 Cypress Semiconductor Corporation Numerical band gap
US9564902B2 (en) 2007-04-17 2017-02-07 Cypress Semiconductor Corporation Dynamically configurable and re-configurable data path
US8476928B1 (en) 2007-04-17 2013-07-02 Cypress Semiconductor Corporation System level interconnect with programmable switching
US7737724B2 (en) 2007-04-17 2010-06-15 Cypress Semiconductor Corporation Universal digital block interconnection and channel routing
US8909960B1 (en) 2007-04-25 2014-12-09 Cypress Semiconductor Corporation Power management architecture, method and configuration system
US8078894B1 (en) 2007-04-25 2011-12-13 Cypress Semiconductor Corporation Power management architecture, method and configuration system
US9720805B1 (en) 2007-04-25 2017-08-01 Cypress Semiconductor Corporation System and method for controlling a target device
US8499270B1 (en) 2007-04-25 2013-07-30 Cypress Semiconductor Corporation Configuration of programmable IC design elements
US8049569B1 (en) 2007-09-05 2011-11-01 Cypress Semiconductor Corporation Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
US9000788B2 (en) * 2008-11-27 2015-04-07 Stmicroelectronics S.R.L. Method for performing an electrical testing of electronic devices
US20100134133A1 (en) * 2008-11-27 2010-06-03 Stmicroelectronics S.R.L Method for performing an electrical testing of electronic devices
US9448964B2 (en) 2009-05-04 2016-09-20 Cypress Semiconductor Corporation Autonomous control in a programmable system
US10175292B2 (en) 2010-11-23 2019-01-08 Infineon Technologies Ag System and method for testing a radio frequency integrated circuit
US10605856B2 (en) 2010-11-23 2020-03-31 Infineon Technologies Ag System and method for testing a radio frequency integrated circuit having an RF circuit and an on-chip test circuit
US9166706B2 (en) * 2010-11-23 2015-10-20 Infineon Technologies Ag System and method for testing a radio frequency integrated circuit
US20140187170A1 (en) * 2010-11-23 2014-07-03 Infineon Technologies Ag System and Method for Testing a Radio Frequency Integrated Circuit

Also Published As

Publication number Publication date
DE19833208C1 (en) 1999-10-28
EP1097460B1 (en) 2002-06-05
EP1097460A2 (en) 2001-05-09
US20010011904A1 (en) 2001-08-09
KR100600211B1 (en) 2006-07-13
WO2000005723A3 (en) 2000-03-09
JP2002521674A (en) 2002-07-16
KR20010072036A (en) 2001-07-31
TW452687B (en) 2001-09-01
DE59901650D1 (en) 2002-07-11
WO2000005723A2 (en) 2000-02-03

Similar Documents

Publication Publication Date Title
US6728902B2 (en) Integrated circuit having a self-test device for carrying out a self-test of the integrated circuit
US4672534A (en) Integrated circuit device incorporating a data processing unit and a ROM storing applications program therein
KR100469569B1 (en) System and method for enabling non-volatile memory to execute code while operating as a data storage/processing device
ATE106151T1 (en) METHOD AND CIRCUIT ARRANGEMENT FOR BOOTING A SECOND COMPUTER.
US5581776A (en) Branch control system for rom-programmed processor
JP3002982B2 (en) Method of loading data in a computer system and multi-channel architecture
US6415406B1 (en) Integrated circuit having a self-test device and method for producing the integrated circuit
US4317171A (en) LSI Microprocessor having an error processing circuit
US5654972A (en) Processor having test circuit
US5327363A (en) Pattern memory circuit for integrated circuit testing apparatus
US6948086B2 (en) Computer system
KR940002904B1 (en) Memory card resident diagnostic testing
JPH10171677A (en) Microprocessor and its inspection method
US5978897A (en) Sequence operation processor employing multi-port RAMs for simultaneously reading and writing
KR100543152B1 (en) Microprocessor and processing method of microprocessor
US6885963B2 (en) Method for testing a program-controlled unit by an external test device
US7457986B2 (en) Apparatus and method for using variable end state delay to optimize JTAG transactions
US20030145175A1 (en) Multiprocessor system having respective control programs of a plurality of processors stored contiguously in a memory
JP2679591B2 (en) Emulation chip and in-circuit emulator
JP2605275B2 (en) Micro computer
JPS59127153A (en) Program loading system
JPS62197834A (en) Microprogram controller
JPH04373028A (en) Burn-in pattern supplying method
JPH09311845A (en) Digital signal processor and method therefor
JPH08272647A (en) Software evaluating device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SIEMENS AKTIENGESELLSCHAFT, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KAISER, ROBERT;SCHAMBERGER, FLORIAN;REEL/FRAME:011657/0839

Effective date: 20010219

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS AKTIENGESELLSCHAFT;REEL/FRAME:024120/0001

Effective date: 19990331

AS Assignment

Owner name: QIMONDA AG,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:024195/0054

Effective date: 20060425

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001

Effective date: 20141009

AS Assignment

Owner name: POLARIS INNOVATIONS LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036305/0890

Effective date: 20150708

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 12

SULP Surcharge for late payment

Year of fee payment: 11

AS Assignment

Owner name: CHANGXIN MEMORY TECHNOLOGIES, INC, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:POLARIS INNOVATIONS LIMITED;REEL/FRAME:051917/0581

Effective date: 20191130