Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6610586 B1
Publication typeGrant
Application numberUS 10/064,954
Publication date26 Aug 2003
Filing date4 Sep 2002
Priority date4 Sep 2002
Fee statusPaid
Also published asCN1481016A
Publication number064954, 10064954, US 6610586 B1, US 6610586B1, US-B1-6610586, US6610586 B1, US6610586B1
InventorsChen-Chin Liu
Original AssigneeMacronix International Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for fabricating nitride read-only memory
US 6610586 B1
Abstract
A method for fabricating an NROM is described. A stacked nitride layer is formed on a substrate and then patterned to expose a portion of the substrate. An implantation is performed to form a buried bit line in the exposed substrate, and then an oxide layer is formed on the buried bit line by using wet oxidation. Thereafter, a gate oxide layer is formed in the periphery circuit region by using dry oxidation. A patterned polycide layer is formed on the substrate covering the stacked nitride layer and then patterned into a word line of the NROM cell and a gate of a periphery device.
Images(4)
Previous page
Next page
Claims(11)
What is claimed is:
1. A method for fabricating a nitride read-only memory (NROM), comprising:
forming a stacked nitride layer on a substrate;
patterning the stacked nitride layer to expose a portion of the substrate;
performing an ion implantation to form a buried bit line in the exposed substrate;
using wet oxidation to form an oxide layer on the buried bit line;
using dry oxidation to form a gate oxide layer in a periphery device region; and
forming a patterned conductive layer on the substrate, wherein the patterned conductive layer constitutes a word line and a gate of the periphery device region.
2. The method of claim 1, wherein the stacked nitride layer comprises a bottom oxide layer, a silicon nitride layer and a top oxide layer.
3. The method of claim 2, wherein the bottom oxide layer has a thickness of 50100 Å.
4. The method of claim 2, wherein the silicon nitride layer has a thickness of 2050 Å.
5. The method of claim 2, wherein the top oxide layer has a thickness of 50100 Å.
6. The method of claim 1, wherein the conductive layer comprises a polycide layer consisting of a polysilicon layer and a metal silicide layer.
7. A method for fabricating a nitride read-only memory (NROM), comprising:
forming a stacked nitride layer on a substrate, wherein the stacked nitride layer comprises a bottom oxide layer, a silicon nitride layer and a top oxide layer;
patterning the stacked nitride layer except the bottom oxide layer to form a trench;
performing an ion implantation to form a buried bit line in the substrate under the trench;
removing the bottom oxide layer under the trench;
using wet oxidation to form an oxide layer on the buried bit line;
using dry oxidation to form a gate oxide layer in a periphery device region; and
forming a patterned conductive layer on the substrate, wherein the patterned conductive layer constitutes a word line and a gate of the periphery device region.
8. The method of claim 7, wherein the bottom oxide layer has a thickness of 50100 Å.
9. The method of claim 7, wherein the silicon nitride layer has a thickness of 2050 Å.
10. The method of claim 7, wherein the top oxide layer has a thickness of 50100 Å.
11. The method of claim 7, wherein the conductive layer comprises a polycide layer consisting of a polysilicon layer and a metal silicide layer.
Description
BACKGROUND OF INVENTION

1. Field of Invention

The present invention relates to a method for fabricating a read-only memory (ROM). More particularly, the present invention relates to a method for fabricating a nitride read-only memory (NROM).

2. Description of Related Art

In a method for fabricating an NROM cell in the prior art, a stacked ONO layer is formed on a substrate and then patterned to expose a portion of the substrate. A first oxidation process is then conducted to form a buried drain (BD) oxide layer on the exposed substrate. A first implantation is performed to form a buried bit line in the substrate under the BD oxide layer. A second implantation is performed to form a junction region in the substrate around the joint of the patterned ONO layer and the BD oxide layer, and then a polysilicon word line is formed on the substrate crossing over the stacked ONO layer. Generally, the fabrication of NROM cells is integrated with those of periphery devices, wherein a second oxidation process is conducted after the second implantation to form gate oxide in the periphery circuit region.

In the prior art, the BD oxide layer and the gate oxide layer both are formed either by using wet oxidation or by using dry oxidation. However, when dry oxidation is used to form the BD oxide layer and the gate oxide layer, the integrity of the BD oxide layer is lower. When wet oxidation is used, the dopants in the gates of the MOS transistors in the periphery circuit region easily diffuse into the under channels since the gate oxide layer formed thereby has a higher porosity. Therefore, the dopant concentrations in the channels are compensated, and the threshold voltage of the channel shifts correspondingly.

SUMMARY OF INVENTION

Accordingly, this invention provides a method for fabricating a nitride read-only memory (NROM) to improve the integrity of the BD oxide layer.

This invention also provides a method for fabricating an NROM to maintain the dopant concentrations in the channels of the MOS transistors in the periphery circuit region, so as to prevent the threshold voltages of the MOS transistors from shifting.

A method for fabricating a NROM of this invention comprises the following steps. A stacked nitride layer is formed on a substrate and then patterned to expose a portion of the substrate. An implantation is performed to form a buried bit line in the exposed substrate, and a buried drain (BD) oxide layer is formed on the buried bit line by using wet oxidation. A tilt implantation is then performed to form a junction region in the substrate around the joint of the stacked nitride layer and the BD oxide layer. Thereafter, a gate oxide layer is formed on a periphery device region by using dry oxidation. A polycide layer, which consists of a polysilicon layer and a metal silicide layer, is formed on the substrate covering the stacked nitride layer and then patterned into a word line and a gate of the periphery device.

In another method for fabricating an NROM of this invention, the step of patterning the stacked nitride layer is stopped as a bottom layer of the stacked nitride layer is exposed. The exposed bottom layer is not removed until the bit line implantation is finished in order to avoid channeling effect during the bit line implantation.

In this invention, the BD oxide layer is formed on the buried bit line by using wet oxidation, so the integrity of the BD oxide layer can be improved. Meanwhile, the gate oxide layer is formed on the substrate by using dry oxidation, so the dopant concentrations in the channels of the MOS transistors in the periphery circuit region are not changed, and the threshold voltages of the MOS transistors do not shift. Besides, if the bottom layer of the stacked nitride layer is not patterned until the bit line implantation is finished, channeling effect can be avoided during the bit line implantation.

It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF DRAWINGS

The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,

FIG. 1 illustrates the process flowchart of fabricating a NROM according to a first embodiment of this invention; and

FIGS. 2A2D illustrate a process flow of fabricating NROM cells according to a second embodiment of this invention in a cross-sectional view.

DETAILED DESCRIPTION

First Embodiment

FIG. 1 illustrates the process flowchart of fabricating a NROM according to the first embodiment of this invention. The fabricating processes of NROM cells and periphery devices are integrated in this process.

Refer to FIG. 1, a substrate is provided in step 100. The substrate comprises, for example, a semiconductor material like silicon. A stacked nitride layer, such as an oxide/nitride/oxide (ONO) composite layer, is formed on the substrate in step 102. The ONO composite layer consists of a bottom oxide layer, a nitride layer and a top oxide layer having thickness of 50100 Å, 2050 Å and 50100 Å, respectively. The top oxide layer is formed by oxidizing a portion of the nitride layer with wet H2/O2 gas, while some nitrogen diffuse into the bottom oxide interface during the long-time wet oxidation process to cause Kooi effect.

The stacked nitride layer is patterned into a plurality of stacked nitride strips in step 104, wherein the stacked nitride strips expose a portion of the substrate and serve as the gate dielectrics of the NROM cells. Alternatively, the stacked nitride layer is patterned except the bottom layer directly on the substrate in step 103 in order to avoid channeling effect in the subsequent bit line implantation.

Thereafter, an ion implantation is performed to form a plurality of buried bit lines in the substrate between the stacked nitride strips in step 106. If the bottom layer still remains between stacked nitride strips because step 103 is performed instead of step 104, an etching step 107 is further conducted to remove the exposed bottom layer after the bit line implantation.

Buried drain (BD) oxide layers are then formed on the buried bit lines by using wet oxidation in step 108. The BD oxide layers are not formed with dry oxidation because the Kooi effect would cause a smaller thickness around the edge of the BD oxide layer, and the word lines and the substrate might be short-circuited because of breakdown of the edge BD oxide. Since wet oxidation can eliminate the Kooi effect and has better encroachment effect for the BD oxide layer, the integrity of the BD oxide layers can be improved.

A gate oxide layer is formed in the periphery circuit region by using dry oxidation in step 112. Since dry oxidation is used to form the gate oxide layer, the dopant concentrations in the channels of the MOS transistors in the periphery circuit region are not changed, and the threshold voltages of the MOS transistors do not shift. It is noted that the periphery circuit region is protected by a mask layer thereon in the fabricating process of the NROM cells before step 112, wherein the mask layer comprises, for example, a stacked nitride layer retained in the step of defining the stacked nitride strips.

Then, in step 114, a polycide layer comprising a polysilicon layer and a metal silicide layer is formed on the substrate and then patterned into the word lines of the NROM cells and the gate electrodes of the periphery devices.

Second Embodiment

FIGS. 2A2D illustrate a process flow of fabricating NROM cells according to the second embodiment of this invention in a cross-sectional view. The fabricating processes of NROM cells and periphery devices are integrated in this process.

Refer to FIG. 2A, a stacked nitride layer 208, such as an oxide/nitride/oxide (ONO) composite layer, is formed on a substrate 200. The ONO composite layer comprises a bottom oxide layer 202, a silicon nitride layer 204 and a top oxide layer 206, wherein each of the bottom and the top oxide layers 202 and 206 has a thickness of 50100 Å, and the thickness of the silicon nitride layer 204 is 2050 Å. The top oxide layer 206 is formed by oxidizing a portion of the silicon nitride layer 204 with wet H2/O2 gas, while some nitrogen diffuse into the interface of the bottom oxide layer 202 during the long-time wet oxidation process to cause Kooi effect.

Refer to FIG. 2B, the stacked nitride layer 208 is patterned into a plurality of stacked nitride strips 208 a, which expose a portion of the substrate 200 and serve as the gate dielectrics of the NROM cells. Thereafter, an ion implantation 210 is performed to form a plurality of buried bit line 212 in the substrate 200 between the stacked nitride strips 208 a. In the step of patterning the stacked nitride layer 208, however, the exposed bottom oxide layer 202 may be retained in order to prevent channeling effect in the subsequent bit line implantation. If the bottom oxide layer 202 is not patterned in the step of defining the stacked nitride strips 208 a, the exposed bottom oxide layer 202 is removed after the bit line implantation.

Refer to FIG. 2C, buried drain (BD) oxide layers 214 are formed on the buried bit lines 212 by using wet oxidation. Since wet oxidation can eliminate the bottom oxide Kooi effect and has better encroachment effect for the BD oxide layers 214, excellent integrity of the BD oxide layers 214 can be achieved.

Next, a gate oxide layer 220 is formed in the periphery circuit region (not shown) by using dry oxidation, wherein a thin oxide layer 220 is simultaneously formed on the BD oxide layer 214. Since dry oxidation is used to form the gate oxide layer, the gate oxide layer has a lower porosity and the dopant concentrations in the channels of the MOS transistors in the periphery circuit region are not changed, and the threshold voltages of the MOS transistors do not shift.

Refer to FIG. 2D, a conductive layer, such as a tungsten silicide (WSix) layer, is formed on the substrate 200, and then patterned into the word lines 222 of the NROM cells and the gate electrodes of the periphery devices (not shown).

It is noted that the BD oxide layers 214 are preferably not formed with dry oxidation since the bottom oxide Kooi effect causes a smaller thickness around the edge of the BD oxide layer and the encroachment effect for the BD oxide layer is worse in the dry oxidation process. Thereofre, the thickness of the edge BD oxide is small, and the word lines and the substrate might be short-circuited to result in reliability issues because of breakdown of the edge BD oxide.

As mentioned above, the BD oxide layers are formed on the buried bit line by using wet oxidation in this invention, so the integrity of the BD oxide layers can be improved. Meanwhile, the gate oxide layer is formed on the substrate by using dry oxidation, so the dopant concentrations in the channels of the MOS transistors in the periphery circuit region are not changed, and the threshold voltages of the MOS transistors do not shift. Besides, if the bottom oxide layer of the stacked nitride layer is not patterned until the bit line implantation is finished, channeling effect can be avoided during the bit line implantation.

It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4113515 *29 Mar 197612 Sep 1978U.S. Philips CorporationSemiconductor manufacturing method using buried nitride formed by a nitridation treatment in the presence of active nitrogen
US5017515 *2 Oct 198921 May 1991Texas Instruments IncorporatedProcess for minimizing lateral distance between elements in an integrated circuit by using sidewall spacers
US5057451 *12 Apr 199015 Oct 1991Actel CorporationIsotropic etching of thikc oxide under masking later
US5279981 *15 Apr 199218 Jan 1994Nippondenso Co., Ltd.Method of reducing the trap density of an oxide film for application to fabricating a nonvolatile memory cell
US6432778 *7 Aug 200113 Aug 2002Macronix International Co. Ltd.Method of forming a system on chip (SOC) with nitride read only memory (NROM)
US6440798 *26 Jul 200127 Aug 2002Macronix International Co. Ltd.Method of forming a mixed-signal circuit embedded NROM memory and MROM memory
US6448126 *7 Aug 200110 Sep 2002Macronix International Co. Ltd.Method of forming an embedded memory
US6448137 *2 Nov 200110 Sep 2002Macronix International Co. Ltd.Method of forming an NROM embedded with mixed-signal circuits
US6458642 *20 Nov 20011 Oct 2002Macronix International Co., Ltd.Method of fabricating a sonos device
US6468864 *10 Aug 200122 Oct 2002Macronix International Co., Ltd.Method of fabricating silicon nitride read only memory
US6469342 *20 Nov 200122 Oct 2002Macronix International Co., Ltd.Silicon nitride read only memory that prevents antenna effect
US20020151138 *10 Apr 200217 Oct 2002Chien-Hung LiuMethod for fabricating an NROM
US20020177275 *28 May 200228 Nov 2002Chien-Hung LiuFabrication method for a silicon nitride read-only memory
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6703275 *5 Nov 20029 Mar 2004Hynix Semiconductor Inc.Flash memory cell and method of manufacturing the same, and programming/erasing/reading method in the flash memory cell
US6828197 *11 Mar 20047 Dec 2004Macronix International Co., Ltd.Method for fabricating nitride read only memory
US68309639 Oct 200314 Dec 2004Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logic
US68423704 May 200411 Jan 2005Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2
US685358721 Jun 20028 Feb 2005Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2
US68735507 Aug 200329 Mar 2005Micron Technology, Inc.Method for programming and erasing an NROM cell
US687899130 Jan 200412 Apr 2005Micron Technology, Inc.Vertical device 4F2 EEPROM memory
US69069538 Oct 200314 Jun 2005Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2
US695236610 Feb 20044 Oct 2005Micron Technology, Inc.NROM flash memory cell with integrated DRAM
US6960805 *5 Jan 20041 Nov 2005Hynix Semiconductor Inc.Flash memory cell and method of manufacturing the same, and programming/erasing/reading method in the flash memory cell
US69774125 Sep 200320 Dec 2005Micron Technology, Inc.Trench corner effect bidirectional flash memory cell
US697985721 Nov 200327 Dec 2005Micron Technology, Inc.Apparatus and method for split gate NROM memory
US705033010 May 200423 May 2006Micron Technology, Inc.Multi-state NROM device
US707221323 Jun 20054 Jul 2006Micron Technology, Inc.NROM flash memory cell with integrated DRAM
US707221724 Feb 20044 Jul 2006Micron Technology, Inc.Multi-state memory cell with asymmetric charge trapping
US70758316 Apr 200511 Jul 2006Micron Technology, Inc.Method for erasing an NROM cell
US70758326 Apr 200511 Jul 2006Micron Technology, Inc.Method for erasing an NROM cell
US707877027 Sep 200418 Jul 2006Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logic
US70851707 Aug 20031 Aug 2006Micron Technology, Ind.Method for erasing an NROM cell
US70886191 Feb 20058 Aug 2006Micron Technology, Inc.Method for programming and erasing an NROM cell
US710219124 Mar 20045 Sep 2006Micron Technologies, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gates
US715776918 Dec 20032 Jan 2007Micron Technology, Inc.Flash memory having a high-permittivity tunnel dielectric
US716121725 Jul 20059 Jan 2007Micron Technology, Inc.Trench corner effect bidirectional flash memory cell
US71843154 Nov 200327 Feb 2007Micron Technology, Inc.NROM flash memory with self-aligned structural charge separation
US720252317 Nov 200310 Apr 2007Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US722063416 Dec 200322 May 2007Micron Technology, Inc.NROM memory cell, memory array, related devices and methods
US722101810 Feb 200422 May 2007Micron Technology, Inc.NROM flash memory with a high-permittivity gate dielectric
US72277871 May 20065 Jun 2007Micron Technology, Inc.Method for erasing an NROM cell
US72308485 May 200512 Jun 2007Micron Technology, Inc.Vertical NROM having a storage density of 1 bit per 1F2
US72385999 Mar 20063 Jul 2007Micron Technology, Inc.Multi-state NROM device
US724498725 Aug 200517 Jul 2007Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US726803111 Aug 200511 Sep 2007Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gates
US72690712 Feb 200611 Sep 2007Micron Technology, Inc.NROM memory cell, memory array, related devices and methods
US72690722 Feb 200611 Sep 2007Micron Technology, Inc.NROM memory cell, memory array, related devices and methods
US727204525 Jan 200618 Sep 2007Micron Technology, Inc.Method for programming and erasing an NROM cell
US72740686 May 200425 Sep 2007Micron Technology, Inc.Ballistic direct injection NROM cell on strained silicon structures
US727641325 Aug 20052 Oct 2007Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US727676225 Aug 20052 Oct 2007Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US727732115 Nov 20062 Oct 2007Micron Technology, Inc.Method for programming and erasing an NROM cell
US728339425 Jul 200516 Oct 2007Micron Technology, Inc.Trench corner effect bidirectional flash memory cell
US728582125 Jul 200523 Oct 2007Micron Technology, Inc.Trench corner effect bidirectional flash memory cell
US73018042 Feb 200627 Nov 2007Micro Technology, Inc.NROM memory cell, memory array, related devices and methods
US73196131 May 200615 Jan 2008Micron Technology, Inc.NROM flash memory cell with integrated DRAM
US732992025 Jul 200512 Feb 2008Micron Technology, Inc.Trench corner effect bidirectional flash memory cell
US735856229 Mar 200715 Apr 2008Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US73716429 Mar 200613 May 2008Micron Technology, Inc.Multi-state NROM device
US737831629 Mar 200727 May 2008Micron Technology, Inc.Method for fabricating semiconductor vertical NROM memory cells
US747942822 Aug 200520 Jan 2009Leonard ForbesNROM flash memory with a high-permittivity gate dielectric
US748018611 Jan 200720 Jan 2009Micron Technology, Inc.NROM flash memory with self-aligned structural charge separation
US7491997 *3 Dec 200417 Feb 2009Samsung Electronics Co., Ltd.Memory device and method of manufacturing the same
US752803722 Aug 20055 May 2009Micron Technology, Inc.Flash memory having a high-permittivity tunnel dielectric
US75350482 Feb 200619 May 2009Micron Technology, Inc.NROM memory cell, memory array, related devices and methods
US753505425 Jul 200519 May 2009Micron Technology, Inc.Trench corner effect bidirectional flash memory cell
US75412422 Feb 20062 Jun 2009Micron Technology, Inc.NROM memory cell, memory array, related devices and methods
US75503398 Aug 200723 Jun 2009Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gates
US755699912 Sep 20067 Jul 2009Macronix International Co., Ltd.Method for fabricating non-volatile memory
US757702711 May 200618 Aug 2009Micron Technology, Inc.Multi-state memory cell with asymmetric charge trapping
US75825262 Jun 20061 Sep 2009Macronix International Co., Ltd.Method for manufacturing semiconductor device
US758614419 Jun 20068 Sep 2009Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gates
US761648211 May 200610 Nov 2009Micron Technology, Inc.Multi-state memory cell with asymmetric charge trapping
US763953015 Nov 200629 Dec 2009Micron Technology, Inc.Method for programming and erasing an NROM cell
US768342423 May 200623 Mar 2010Micron Technology, Inc.Ballistic direct injection NROM cell on strained silicon structures
US77503892 Feb 20066 Jul 2010Micron Technology, Inc.NROM memory cell, memory array, related devices and methods
US77680585 May 20083 Aug 2010Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US785904621 Aug 200728 Dec 2010Micron Technology, Inc.Ballistic direct injection NROM cell on strained silicon structures
US791183719 Oct 200922 Mar 2011Micron Technology, Inc.Multi-state memory cell with asymmetric charge trapping
US79156692 Jul 201029 Mar 2011Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US797337028 Mar 20065 Jul 2011Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logic
US7977189 *14 Jul 200912 Jul 2011Spansion LlcSemiconductor device and method of manufacturing the same
US7986555 *20 Nov 200926 Jul 2011Micron Technology, Inc.Method for programming and erasing an NROM cell
US807671411 Aug 200913 Dec 2011Micron Technology, Inc.Memory device with high dielectric constant gate dielectrics and metal floating gates
US81740813 May 20118 May 2012Micron Technology, Inc.Fully depleted silicon-on-insulator CMOS logic
US818362518 Mar 201122 May 2012Micron Technology, Inc.NROM flash memory devices on ultrathin silicon
US84410568 Jun 201014 May 2013Micron Technology, Inc.NROM memory cell, memory array, related devices and methods
Classifications
U.S. Classification438/526, 257/E27.103, 438/297, 438/275, 257/E21.679, 257/E27.081
International ClassificationH01L27/115, H01L27/105, H01L21/8246
Cooperative ClassificationH01L27/11568, H01L27/105, H01L27/115
European ClassificationH01L27/105, H01L27/115, H01L27/115G4
Legal Events
DateCodeEventDescription
29 Sep 2010FPAYFee payment
Year of fee payment: 8
16 Jan 2007FPAYFee payment
Year of fee payment: 4
4 Sep 2002ASAssignment
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, CHEN-CHIN;REEL/FRAME:013047/0837
Effective date: 20020730
Owner name: MACRONIX INTERNATIONAL CO., LTD. NO. 16, LI-HSIN R
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, CHEN-CHIN /AR;REEL/FRAME:013047/0837