US6549392B1 - Method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor - Google Patents

Method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor Download PDF

Info

Publication number
US6549392B1
US6549392B1 US09/332,990 US33299099A US6549392B1 US 6549392 B1 US6549392 B1 US 6549392B1 US 33299099 A US33299099 A US 33299099A US 6549392 B1 US6549392 B1 US 6549392B1
Authority
US
United States
Prior art keywords
wafer
temperature
electrostatic chuck
absorbing
preheating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/332,990
Inventor
Masashi Ohno
Mie Nagao
Hiromichi Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NGK Insulators Ltd
Original Assignee
NGK Insulators Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Insulators Ltd filed Critical NGK Insulators Ltd
Assigned to NGK INSULATORS, LTD. reassignment NGK INSULATORS, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOBAYASHI, HIROMICHI, NAGAO, MIE, OHNO, MASASHI
Application granted granted Critical
Publication of US6549392B1 publication Critical patent/US6549392B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67098—Apparatus for thermal treatment
    • H01L21/67115—Apparatus for thermal treatment mainly by radiation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67098—Apparatus for thermal treatment
    • H01L21/67109—Apparatus for thermal treatment mainly by convection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6831—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

A method for reducing particles from an electrostatic chuck, wherein the difference between a wafer temperature before absorbing and a wafer maximum temperature after absorbing is 50° C. or below when the wafer is absorbed onto the electrostatic chuck.

Description

BACKGROUND OF THE INVENTION
(1) Field of the invention
This invention relates to a method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor, more particularly to a method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor applying the method, which are usable for film-forming on a semiconductor wafer.
(2) Related Art Statement:
In each step of conveying a semiconductor wafer, exposure, film-forming by CVD, sputtering, etc., micro-processing, cleaning, etching, dicing, or the like, an electrostatic chuck is employed for absorbing and holding the semiconductor wafer.
Particularly, from the views of using, as an etching gas or a cleaning gas, a halogen-based corrosive gas such as ClF3, an equipment for manufacturing a semiconductor requires a high heat conduction for rapidly heating and cooling a semiconductor wafer with holding it and requires a high shock resistance so as not to be destroyed due to such a remarkable temperature change. Thus, a material made of dense aluminum nitride, dense alumina, or the like is promised.
On the other hand, inside the semiconductor-manufacturing equipment, the occurrence of particles, which results in defects of the semiconductor, is needed to be prevented. The particles are mainly generated from a backside surface of the semiconductor, a part of which attaches on the semiconductor wafer directly, the other part of which spreads in and attaches on a wall of a chamber. Then, the particles are peeled off of the wall, and thereby results in defects of a semiconductor.
In view of the above problems, JP A 7-245336 discloses a method in which uneven portions in an absorbing face of an electrostatic chuck made of ceramic material are ground by irradiating a plasma and the fine protuberances of the uneven portions are removed, and thereby the occurrence of particles is reduced. The method is based on the finding of the cause of particles' occurrence that a silicon wafer having relatively low hardness is ground by the uneven portions when the silicon wafer contacts the uneven portions.
Moreover, JP A 8-55900 discloses a method in which a contacting shock of a silicon wafer with an electrostatic chuck is reduced by slowly rising a voltage to the electrostatic chuck when the silicon wafer is absorbed to the electrostatic chuck, and thereby the particles' occurrence due to the uneven portions of the absorbing face in the electrostatic chuck is decreased.
The particles' occurrence cannot be, however, sufficiently reduced by the above methods. That is, the semiconductor-manufacturing process requires that the number of particles within an 8-inch wafer, for example, is decreased to several hundreds, but the number can be decreased to only several thousand by the above methods.
Thus, even though the occurrence of the particles is reduced by the above methods, it is difficult to manufacture semiconductors with a sufficiently high yield.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a method for reducing particles from an electrostatic chuck, whereby occurrence of the particles is reduced in semiconductor-manufacturing processes and semiconductors can be manufactured with a sufficiently high yield, and an equipment for manufacturing semiconductors utilizing the method.
This invention relates to a method for reducing particles from an electrostatic chuck, wherein the difference between a wafer temperature before absorbing and a wafer maximum temperature after absorbing is 50° C. or below when the wafer is absorbed onto the electrostatic chuck.
Particularly, from the views of using, as an etching gas or a cleaning gas, a halogen-based corrosive gas such as ClF3, an equipment for manufacturing a semiconductor requires a high heat conduction for rapidly heating and cooling a semiconductor wafer with holding it and requires a high shock resistance so as not to be destroyed due to such a remarkable temperature change. Thus, a material made of dense aluminum nitride, dense alumina, or the like is promised.
This invention still more relates to a semiconductor-manufacturing equipment, comprising a preheating means for preheating a wafer to a given temperature, a wafer's preheating temperature-measuring means for measuring a preheating temperature of the preheated wafer, a preheating chamber having the preheating means and the wafer's preheating temperature-measuring means, an electrostatic chuck for absorbing the wafer, a heating means for heat the wafer to a given film-forming temperature, a wafer's heating temperature-measuring means for measuring a heating temperature of the wafer, and a film-forming chamber having the electrostatic chuck, the wafer's heating temperature-measuring means and the heating means, said semiconductor-manufacturing equipment further comprising a controlling system which monitors and calculates electric signals from the wafer's preheating temperature measured by the wafer's preheating temperature-measuring means and the wafer's heating temperature measured by the wafer's heating temperature-measuring means, and, based on the calculated results, transmits controlling signals for controlling the preheating means and the heating means.
The reason for reduction of the particles' occurrence, according to the present invention, is not clear, but can be considered as follows.
That is, it is considered that the difference between wafer's heat expansions before and after absorbing can be reduced by making 50° C. or below the difference between the wafer's temperature before absorbing and the wafer's maximum temperature after absorbing, and thereby the wafer is not often rubbed to an electrostatic chuck, so that an amount of the wafer to be ground is decreased.
Hereupon, the wording “wafer's temperature before absorbing” means a temperature within 0 sec to 60 sec just before absorbing the wafer onto the electrostatic chuck.
On the other hand, the wording “wafer's maximum temperature after absorbing” means a maximum temperature at which the wafer arrives in absorbing and releasing it onto and from the electrostatic chuck.
BRIEF DESCRIPTION OF THE DRAWINGS
For a better understanding of this invention, reference is made to the attached drawings, wherein:
FIG. 1 is a schematic view showing an embodiment of a semiconductor-manufacturing equipment preferably usable for the method according to the present invention,
FIG. 2 is a microscopic photograph of a absorbing face of an electrostatic chuck in the case of absorbing and releasing a wafer according to the method of the present invention, and
FIG. 3 is a microscopic photograph of a absorbing face of an electrostatic chuck in the case of absorbing and releasing a wafer according to a different method from that of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
In the following, the present invention will be explained in more detail along with embodiments of the invention.
The method of the present invention requires that the difference between a wafer's temperature before absorbing and a wafer's maximum temperature after absorbing is 50° C. or below, preferably 46° C. or below. If the temperature difference is more than 50° C., the object of the present invention can not attained.
In semiconductor-manufacturing steps such as exposing, micro-processing, cleaning, etching, dicing, etc., heating the wafer is not particularly required, so that a special means is not needed to realize the above mentioned temperature difference.
On the other hand, in a film-forming step such as CVD or sputtering, for epitaxially growing a semiconductor film onto a wafer as a substrate, heating the substrate more than 100° C. is generally required. It is carried out by heating the absorbing face of the electrostatic chuck to the above temperature with a heater, for example, built-in the electrostatic chuck to absorb the substrate or arranged under the electrostatic chuck so as to contact the chuck.
Thus, in absorbing the wafer onto the absorbing face of the electrostatic chuck, for making 50° C. or below the difference between the wafer's temperature before absorbing and the wafer's maximum temperature after absorbing, preheating the wafer before absorbing is required.
The preheating may be carried out by a conventional method that a preheating chamber is installed before a film-forming process-chamber for carrying out a film-forming process and, after the wafer is heated to a given temperature with a preheating means provided in the preheating chamber, the wafer is conveyed to the film-forming process chamber with a wafer-conveying means.
In the above method, however, the wafer's temperature is decreased due to a heat emission from the heated wafer during conveying, so that, in the preheating chamber, the wafer is required to be heated to a higher temperature than a desired temperature and thereby an excess energy and an time are inefficiently needed for the heating. Therefore, as is explained as follows, it is preferable that a heating means is provided on the wafer-conveying means and the preheating is carried out with the heating means.
FIG. 1 is a schematic view showing an embodiment of a semiconductor-manufacturing equipment preferably usable for the method according to the present invention.
In FIG. 1, for simplifying, there are only shown a preheating chamber 30, a film-forming process-chamber 40, and a wafer-conveying means 50. Hereupon, in FIG. 1, the preheating chamber 30 is installed before the wafer-conveying means 50, but the preheating chamber 30 may be arranged just before the film-forming process-chamber 40 and the wafer-conveying means 50 may be installed before the preheating chamber 30, whereby the heating the wafer may be effectively carried out.
An infrared lamp 21 is employed as a convey-heating_means in the wafer-conveying means 50, but a heater embedded in the convey-fork instead of a wafer loader 22 may be used.
In the preheating chamber 30, a heater 2 is provided on a supporting pedestal 4 as the preheating means to preheat a wafer 1. An infrared radiation thermometer 10 is provided as a preheating temperature-measuring means to measure the preheated temperature of the wafer above a chamber 6 through a sapphire glass window 9. Moreover, a lift pin 3 and a lift pin-elevating equipment 5 to absorb and release the wafer for the heater 2 are provided.
In the film-forming chamber 40, an electrostatic chuck 11 to absorb the wafer 1 is provided on a supporting pedestal 14 through a heater 12 as a means for heating the wafer. A thermocouple 16 to measure the temperature of the electrostatic chuck 11 is provided and an infrared radiation thermometer 27 is provided as a wafer's heated temperature-measuring means to measure the heating temperature of the wafer. Furthermore, a lift pin 15 and a lift pin-elevating equipment 17 to absorb and release the wafer 1 onto and from the electrostatic chuck 11.
The wafer-conveying means 50 has the wafer loader 22 to convey the wafer 1 and an infrared lamp 21, on an upper surface of a chamber 23, as a convey-heating means to heat the wafer 1.
The temperature of the wafer 1 is monitored with the infrared radiation thermometers 10 and 27 and transmitted as an electric signal to a controlling system 25, and thereafter calculated with a computer inside the controlling system 25.
A reference temperature curve of the wafer is input into the controlling system 25, calculated from conveying speeds of the wafer loader 22 and output powers of the infrared lamp 21. Then, the actual conveying speed of the wafer loader 22 and the actual output from the infrared lamp 21 are transmitted as electric signals to the controlling system 25 and controlling signals are transmitted to the wafer loader 22 and a lamp's power supply 24 by the electric signals thereof being compared with the temperature curve, and thereby the wafer is maintained at a given temperature.
In the case of using an equipment shown in FIG. 1, the steps of the method according to the present invention are described hereinafter.
First, the wafer 1 is conveyed to the preheating chamber 30 and put onto the lift pin 3 in its above position and thereafter, by moving downwardly the lift pin 3 with the lift pin-elevating equipment 5, set onto the heater 2 while the preheating chamber 30 is evacuated to a pressure under 10−5 Torr with a vacuum-pump 8.
Next, by heating the heater 2 with a heater power supply 7, the wafer 1 on the heater 2 is heated up to a temperature of not less than 100° C. The temperature of the heater 2 is monitored with the thermocouple 51 for controlling a heater, and the temperature of the wafer 1 is monitored with the infrared radiation thermometer 10. A monitored signal from the heater-controlling thermocouple 51 is transmitted as an electric signal to the controlling system 25 in which the electric signal is calculated with a computer.
When the wafer 1 arrived at a given temperature, by moving upwardly the lift pin 3 with the lift pin-elevating equipment 5, the wafer 1 is released from the heater 2.
Then, the wafer 1 is moved to the film-forming chamber 40 with the wafer-conveying means 50. At this point, as above-mentioned, for developing a heating efficiency without temperature degradation of the preheated wafer in the step of conveying the wafer 1 with the wafer loader 22, the wafer 1 is heated with the infrared lamp 21 in the wafer-conveying means 50. The heating the wafer 1 is carried out by the above method, and the temperature of the wafer 1 is maintained at a temperature of not less than 100° C. Hereupon, the interior of the chamber 23 in the wafer-conveying means 50 is maintained at a pressure of not more than 10−8 Torr with the vacuum-pumps 8 and 19 in the preheating chamber 30 and the film-forming process-chamber 40 provided in line before and after the wafer-conveying means 50.
The wafer 1 is moved to the film-forming process-chamber 40 with the wafer-conveying means 50, and thereafter, put onto the elevated the lift pin 15 as well as in the preheating chamber 30. Next, the wafer 1 is set onto the electrostatic chuck 11 by going downwardly the lift pin 15 with the lift pin-elevating equipment 17, and after the temperature of the wafer 1 is measured with the infrared emission thermometer 27 just before absorbing, the wafer 1 is absorbed to the electrostatic chuck 11 by applying a given voltage to the electrostatic chuck-electrode 13.
Next, a semiconductor film is formed on the wafer 1 by carrying out a film-forming treatment such as CVD or sputtering.
The temperature of the heater 12 is monitored with a thermocouple 52 for controlling the heater and the temperature of the electrostatic chuck 11 is monitored with the thermocouple 16. Then, these signals are transmitted as electric signals to the controlling system 25. The electric signals are calculated with a computer in the controlling system 25 and thereafter, a controlling signal from the controlling system 25 is transmitted to a heater-power supply 20, whereby the heater 12 is controlled in heating operation.
After finishing film-forming formation, the voltage to the electrostatic chuck-electrode 13 of the electrostatic chuck 11 is turned off and the wafer 1 is released from the electrostatic chuck 11 by moving upwardly the lift pin 15 with the lift pin-elevating equipment 17. Thereafter, the thus formed semiconductor film is treated by such a micro-processing.
EXAMPLES AND COMPARATIVE EXAMPLES
This invention is described in detail hereinafter with reference to the following examples.
Example 1
By using such an equipment as shown in FIG. 1 and following the steps as above-mentioned, a silicon wafer 1 having a diameter of 8 inches was heated to a temperature of 320° C. under a pressure of 10−5 Torr in the preheating chamber 30, and thereafter, conveyed to the film-forming chamber 40 with the wafer-conveying means 50.
The pressure inside the chamber 23 of the wafer-conveying means 50 was 10−5 Torr, and the temperature of the wafer 1 during conveying was held at 310° C. with the infrared lamp 21. Hereupon, the conveying speed of the wafer loader 22 was 0.1 m/sec and the input electric power from the lamp power supply 24 to the infrared lamp 21 was 1 kW.
Next, the wafer 1, which was conveyed to the film-forming chamber in a pressure of 10−8 Torr, was put and absorbed onto the electrostatic chuck 11 heated to a temperature of 300° C., following the steps as above-mentioned.
When the temperature of the wafer 1 just before absorbing was measured, the temperature was 298° C. When the maximum temperature of the wafer 1 after absorbing was measured, the temperature was 300° C. The difference between their temperatures was 2° C.
After absorbing for 10 minutes, following the steps as the above-mentioned, the wafer 1 was released from the electrostatic chuck 11. Then, when dusts having a dimension of not less than 0.2 μm on the wafer 1 was investigated with a dust-inspecting equipment (WM-1500 made by Topcon Inc.), about 1180 dusts existed thereon.
Example 2
Except that the preheating temperature was 300° C. in the preheating chamber 30 and that the input electric power from the lamp-power supply 24 was 1 kW, based on the signal from the wafer loader 22 in the wafer-conveying method 50, whereby the wafer temperature during conveying was 291° C., the preheating the wafer 1 was carried out as well as in Example 1 using a silicon wafer having a diameter of 8 inches in the same manner as in Example 1.
Next, the wafer 1 was put and absorbed onto the electrostatic chuck 11 kept at a temperature of 300° C. in the same manner as in Example 1. The temperature of the wafer 1 just before absorbing was 282° C. and the maximum temperature thereof after absorbing was 300° C., and therefore the difference between their temperatures was 18° C.
When the wafer 1 was released from the electrostatic chuck 11 and dusts having a dimension of not less than 0.2 μm were investigated, about 1220 dusts were observed.
Example 3
Except that the preheating temperature was 270° C. in the preheating chamber 30 and that the input electric power from the lamp-power supply 24 was 1 kW, based on the signal from the wafer loader 22 in the wafer-conveying means 50, whereby the wafer temperature during conveying was 261° C., the preheating the wafer 1 was carried out in the same manner as in Example 1 using a silicon wafer having a diameter of 8 inches as well as in Example 1.
Next, the wafer 1 was put and absorbed onto the electrostatic chuck 11 kept at a temperature of 300° C. in the same manner as in Example 1. The temperature of the wafer 1 just before absorbing was 252° C. and the maximum temperature thereof after absorbing was 298° C., and therefore the difference between their temperatures was 46° C.
When the wafer 1 was released from the electrostatic chuck 11 and dusts having a dimension of not less than 0.2 μm were investigated, about 1120 dusts were observed.
Comparative Example 1
Except that the preheating temperature was 260° C. in the preheating chamber 30 and that the input electric power from the lamp-power supply 24 was 1 kW, based on the signal from the wafer loader 22 in the wafer-conveying means 50, whereby the wafer temperature during conveying was 233° C., the preheating the wafer 1 was carried out in the same manner as in Example 1 using a silicon wafer having a diameter of 8 inches as in the above Examples.
Next, the wafer 1 was put and absorbed onto the electrostatic chuck 11 kept at a temperature of 300° C. in the same manner as in Example 1. The temperature of the wafer 1 just before absorbing was 245° C. and the maximum temperature thereof after absorbing was 297° C., and therefore the difference between their temperatures was 52° C.
When the wafer 1 was released from the electrostatic chuck 11 and dusts having a dimension of not less than 0.2 μm were investigated, about 2330 dusts were observed.
Comparative Example 2
Except that the preheating temperature was 240° C. in the preheating chamber 30 and that the input electric power from the lamp-power supply 24 was 1 kW, based on the signal from the wafer loader 22 in the wafer-conveying method 50, whereby the wafer temperature during conveying was 233° C., the preheating the wafer 1 was carried out in the same manner as in Example 1 using a silicon wafer having a diameter of 8 inches as in the above Examples.
Next, the wafer 1 was put and absorbed onto the electrostatic chuck 11 kept at a temperature of 300° C. in the same manner as in Example 1. The temperature of the wafer 1 just before absorbing was 226° C. and the maximum temperature thereof after absorbing was 296° C., and therefore the difference between their temperatures was 70° C.
When the wafer 1 was released from the electrostatic chuck 11 and dusts having a dimension of not less than 0.2 μm were investigated, about 3300 dusts were observed.
As is apparent from the above Examples and Comparative Examples, making 50° C. or below the difference between the temperature of the wafer just before absorbing it onto the electrostatic chuck and the maximum temperature thereof after doing so, according to the present invention, the dusts, that is, particles on the wafer 1 can be remarkably reduced.
Moreover, in FIG. 2, there is shown the microscopic photograph of the absorbing face in the electrostatic chuck in Example 3, and in FIG. 3, there is shown the microscopic photograph of the absorbing face in the electrostatic chuck in Comparative Example 1. White spot-like portions correspond to the particles.
From the microscopic photographs in FIGS. 2 and 3, too, making 50° C. or below the difference between the temperature of the wafer just before absorbing it onto the electrostatic chuck and the maximum temperature thereof after doing so, according to the present invention, the particles on the wafer 1 can be remarkably reduced.
As above-mentioned, making 50° C. or below the difference between the temperature of the wafer just before absorbing and the maximum temperature thereof after absorbing, according to the present invention, the particles on the wafer can be remarkably reduced, so that defects of a semiconductor can be decreased.

Claims (4)

What is claimed is:
1. A method for minimizing the presence of particles on an electrostatic chuck, wherein a wafer to be held on such chuck is pre-heated so that the difference between wafer temperature before holding and wafer maximum temperature after holding is 50° C. or below when such a wafer is held by an electrostatic chuck.
2. A particle-reducing method as defined in claim 1, wherein the difference between wafer temperature before holding and wafer maximum temperature after holding is 46° C. or below.
3. A particle-reducing method as defined in claim 1, wherein the wafer is preheated with a convey-heating means installed in a wafer-conveying means for conveying the wafer to a holding face of the electrostatic chuck before holding the wafer on the holding face of the chuck.
4. A particle-reducing method as defined in claim 1, wherein before holding the wafer on a holding face of the electrostatic chuck, the wafer is preheated to a given temperature in a preheating chamber for preheating the wafer and preheated with a convey-heating means installed in a wafer-conveying means for conveying the wafer to the holding face of the electrostatic chuck.
US09/332,990 1998-06-18 1999-06-15 Method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor Expired - Lifetime US6549392B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10-187019 1998-06-18
JP18701998A JP4086967B2 (en) 1998-06-18 1998-06-18 Electrostatic chuck particle generation reducing method and semiconductor manufacturing apparatus

Publications (1)

Publication Number Publication Date
US6549392B1 true US6549392B1 (en) 2003-04-15

Family

ID=16198781

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/332,990 Expired - Lifetime US6549392B1 (en) 1998-06-18 1999-06-15 Method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor

Country Status (5)

Country Link
US (1) US6549392B1 (en)
EP (1) EP0966026B1 (en)
JP (1) JP4086967B2 (en)
KR (1) KR100380676B1 (en)
DE (1) DE69940658D1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040152315A1 (en) * 2002-12-17 2004-08-05 Sang-Hun Oh Apparatus and method for manufacturing a semiconductor
CN101752223A (en) * 2008-12-18 2010-06-23 周星工程股份有限公司 Method and apparatus for manufacturing semiconductor device
US7772098B2 (en) 2007-03-29 2010-08-10 Panasonic Corporation Method for manufacturing semiconductor device
US20120100710A1 (en) * 2008-12-18 2012-04-26 Jusung Engineering Co., Ltd. Method and apparatus for manufacturing semiconductor device
US20200378832A1 (en) * 2019-05-31 2020-12-03 Applied Materials, Inc. Method and apparatus for calibration of substrate temperature using pyrometer
US11621180B2 (en) 2016-10-31 2023-04-04 Nissin Ion Equipment Co., Ltd. Heating device

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002009141A (en) * 2000-06-26 2002-01-11 Anelva Corp Vacuum treatment apparatus having electrostatic attraction mechanism and operation control method for electrostatic attraction mechanism
TW200908363A (en) * 2007-07-24 2009-02-16 Applied Materials Inc Apparatuses and methods of substrate temperature control during thin film solar manufacturing
JP2010147503A (en) 2010-03-15 2010-07-01 Canon Anelva Corp Substrate mounting apparatus
JP2013191802A (en) * 2012-03-15 2013-09-26 Fujitsu Semiconductor Ltd Method for manufacturing semiconductor device
JP6159172B2 (en) 2013-06-26 2017-07-05 東京エレクトロン株式会社 Temperature control method and plasma processing apparatus
JP6217233B2 (en) * 2013-08-21 2017-10-25 住友電気工業株式会社 Manufacturing method of semiconductor device
JP7176361B2 (en) * 2018-11-07 2022-11-22 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus
JP7304188B2 (en) 2019-03-29 2023-07-06 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0487321A (en) 1990-07-31 1992-03-19 Japan Synthetic Rubber Co Ltd Holding device of object to be treated in vacuum treatment apparatus
JPH04298062A (en) 1991-03-26 1992-10-21 Ngk Insulators Ltd Semiconductor processing equipment
JPH04297054A (en) 1990-04-09 1992-10-21 Anelva Corp Method and apparatus for processing semiconductor wafer
JPH0529232A (en) 1991-07-24 1993-02-05 Nec Kyushu Ltd Normal pressure vapor deposition device
US5312780A (en) 1992-12-16 1994-05-17 At&T Bell Laboratories Integrated circuit fabrication method
US5380682A (en) 1991-05-17 1995-01-10 Materials Research Corporation Wafer processing cluster tool batch preheating and degassing method
JPH07245336A (en) 1994-03-03 1995-09-19 Fujitsu Ltd Electrostatic chuck and its surface treating method
JPH0855900A (en) 1994-08-11 1996-02-27 Fujitsu Ltd Electrostatic attraction method and its device and manufacture of semiconductor device
JPH08191059A (en) 1995-01-09 1996-07-23 Hitachi Ltd Plasma treating device
US5671116A (en) 1995-03-10 1997-09-23 Lam Research Corporation Multilayered electrostatic chuck and method of manufacture thereof
US5709757A (en) 1994-08-25 1998-01-20 Tokyo Electron Limited Film forming and dry cleaning apparatus and method
US6177661B1 (en) * 1996-11-22 2001-01-23 Samsung Electronics Co., Ltd. Heated stage for holding wafers during semiconductor device fabrication
US6207932B1 (en) * 1997-12-30 2001-03-27 Hyundai Electronics Industries, Co., Ltd. Heater block for heating wafer

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR840006728A (en) * 1982-11-01 1984-12-01 오레그 이. 엘버 Integrated circuit manufacturing method
US5147498A (en) * 1990-04-09 1992-09-15 Anelva Corporation Apparatus for controlling temperature in the processing of a substrate

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04297054A (en) 1990-04-09 1992-10-21 Anelva Corp Method and apparatus for processing semiconductor wafer
JPH0487321A (en) 1990-07-31 1992-03-19 Japan Synthetic Rubber Co Ltd Holding device of object to be treated in vacuum treatment apparatus
JPH04298062A (en) 1991-03-26 1992-10-21 Ngk Insulators Ltd Semiconductor processing equipment
US5380682A (en) 1991-05-17 1995-01-10 Materials Research Corporation Wafer processing cluster tool batch preheating and degassing method
JPH0529232A (en) 1991-07-24 1993-02-05 Nec Kyushu Ltd Normal pressure vapor deposition device
US5312780A (en) 1992-12-16 1994-05-17 At&T Bell Laboratories Integrated circuit fabrication method
JPH07245336A (en) 1994-03-03 1995-09-19 Fujitsu Ltd Electrostatic chuck and its surface treating method
JPH0855900A (en) 1994-08-11 1996-02-27 Fujitsu Ltd Electrostatic attraction method and its device and manufacture of semiconductor device
US5709757A (en) 1994-08-25 1998-01-20 Tokyo Electron Limited Film forming and dry cleaning apparatus and method
JPH08191059A (en) 1995-01-09 1996-07-23 Hitachi Ltd Plasma treating device
US5671116A (en) 1995-03-10 1997-09-23 Lam Research Corporation Multilayered electrostatic chuck and method of manufacture thereof
US6177661B1 (en) * 1996-11-22 2001-01-23 Samsung Electronics Co., Ltd. Heated stage for holding wafers during semiconductor device fabrication
US6207932B1 (en) * 1997-12-30 2001-03-27 Hyundai Electronics Industries, Co., Ltd. Heater block for heating wafer

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040152315A1 (en) * 2002-12-17 2004-08-05 Sang-Hun Oh Apparatus and method for manufacturing a semiconductor
US7772098B2 (en) 2007-03-29 2010-08-10 Panasonic Corporation Method for manufacturing semiconductor device
CN101752223A (en) * 2008-12-18 2010-06-23 周星工程股份有限公司 Method and apparatus for manufacturing semiconductor device
US20120100710A1 (en) * 2008-12-18 2012-04-26 Jusung Engineering Co., Ltd. Method and apparatus for manufacturing semiconductor device
US8476108B2 (en) * 2008-12-18 2013-07-02 Jusung Engineering Co., Ltd Method and apparatus for manufacturing semiconductor device
CN101752223B (en) * 2008-12-18 2014-08-27 周星工程股份有限公司 Method and apparatus for manufacturing semiconductor device
TWI492305B (en) * 2008-12-18 2015-07-11 Jusung Eng Co Ltd Method and apparatus for manufacturing semiconductor device
US11621180B2 (en) 2016-10-31 2023-04-04 Nissin Ion Equipment Co., Ltd. Heating device
US20200378832A1 (en) * 2019-05-31 2020-12-03 Applied Materials, Inc. Method and apparatus for calibration of substrate temperature using pyrometer
US11543296B2 (en) * 2019-05-31 2023-01-03 Applied Materials, Inc. Method and apparatus for calibration of substrate temperature using pyrometer
TWI799700B (en) * 2019-05-31 2023-04-21 美商應用材料股份有限公司 Method for calibration of substrate temperature using pyrometer and non-transitory computer-readable storage medium

Also Published As

Publication number Publication date
KR20000006173A (en) 2000-01-25
EP0966026A2 (en) 1999-12-22
JP2000012664A (en) 2000-01-14
JP4086967B2 (en) 2008-05-14
KR100380676B1 (en) 2003-04-18
DE69940658D1 (en) 2009-05-14
EP0966026A3 (en) 2002-07-17
EP0966026B1 (en) 2009-04-01

Similar Documents

Publication Publication Date Title
US6549392B1 (en) Method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor
US7745762B2 (en) Optimizing the thermal budget during a pulsed heating process
US6159297A (en) Semiconductor process chamber and processing method
US20060228818A1 (en) Edge temperature compensation in thermal processing particularly useful for SOI wafers
CN1841214B (en) Methods of removing resist from substrates in resist stripping chambers
US5819434A (en) Etch enhancement using an improved gas distribution plate
CN107342253B (en) Support cylinder for thermal processing chamber
JP5025878B2 (en) Chamber for processing semiconductor wafers
GB2136258A (en) Method and apparatus for the heat-treatment of a plate-like member
KR20110046579A (en) semiconductor process chamber
JPH10189469A (en) Method for supporting substrate using gas
KR20120084807A (en) Apparatus and method for enhancing the cool down of radiatively heated substrates
JP3356115B2 (en) Resist curing equipment
JP2001250782A (en) Method and device for mounting substrate in semiconductor manufacturing device
JP2005142496A (en) Electrostatic chuck provided with heating mechanism
US7241345B2 (en) Cylinder for thermal processing chamber
US7704898B2 (en) Method for the thermal treatment of disk-shaped substrates
US5439850A (en) Method for forming a layer of uniform thickness on a semiconductor wafer during rapid thermal processing
JP4144057B2 (en) Components for semiconductor manufacturing equipment
JPH03145123A (en) Semiconductor manufacturing device
JPH07194965A (en) Method and apparatus for forming film
US6153849A (en) Method and apparatus for preventing etch rate drop after machine idle in plasma etch chamber
Yoo et al. Slip-free rapid thermal processing in single wafer furnace
JP2633039B2 (en) Heat treatment method for compound semiconductor wafer
KR100267609B1 (en) Direct junction soi substrates by induced heating from high frequency wave and method of manufacturing the substrates

Legal Events

Date Code Title Description
AS Assignment

Owner name: NGK INSULATORS, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OHNO, MASASHI;NAGAO, MIE;KOBAYASHI, HIROMICHI;REEL/FRAME:010077/0634

Effective date: 19990621

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12