US6381708B1 - Method for decoding addresses for a defective memory array - Google Patents
Method for decoding addresses for a defective memory array Download PDFInfo
- Publication number
- US6381708B1 US6381708B1 US09/067,467 US6746798A US6381708B1 US 6381708 B1 US6381708 B1 US 6381708B1 US 6746798 A US6746798 A US 6746798A US 6381708 B1 US6381708 B1 US 6381708B1
- Authority
- US
- United States
- Prior art keywords
- address
- memory
- act
- row
- column
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
Description
Claims (26)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/067,467 US6381708B1 (en) | 1998-04-28 | 1998-04-28 | Method for decoding addresses for a defective memory array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/067,467 US6381708B1 (en) | 1998-04-28 | 1998-04-28 | Method for decoding addresses for a defective memory array |
Publications (1)
Publication Number | Publication Date |
---|---|
US6381708B1 true US6381708B1 (en) | 2002-04-30 |
Family
ID=22076184
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/067,467 Expired - Lifetime US6381708B1 (en) | 1998-04-28 | 1998-04-28 | Method for decoding addresses for a defective memory array |
Country Status (1)
Country | Link |
---|---|
US (1) | US6381708B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020133742A1 (en) * | 2001-01-16 | 2002-09-19 | Hsiu-Ying Hsu | DRAM memory page operation method and its structure |
US20060181942A1 (en) * | 2005-02-11 | 2006-08-17 | Cordero Edgar R | Switching a defective signal line with a spare signal line without shutting down the computer system |
US20060221733A1 (en) * | 2005-03-30 | 2006-10-05 | Yang Chang-Lien O | Controller apparatus for utilizing downgrade memory and method for operating the same |
US20070288805A1 (en) * | 2000-04-13 | 2007-12-13 | Charlton David E | Method and apparatus for storing failing part locations in a module |
US10083764B2 (en) | 2014-01-06 | 2018-09-25 | Samsung Electronics Co., Ltd. | Memory system capable of re-mapping address |
Citations (102)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3444526A (en) | 1966-06-08 | 1969-05-13 | Ibm | Storage system using a storage device having defective storage locations |
US3681757A (en) | 1970-06-10 | 1972-08-01 | Cogar Corp | System for utilizing data storage chips which contain operating and non-operating storage cells |
US3714637A (en) | 1970-09-30 | 1973-01-30 | Ibm | Monolithic memory utilizing defective storage cells |
US3715735A (en) | 1970-12-14 | 1973-02-06 | Monolithic Memories Inc | Segmentized memory module and method of making same |
US3735368A (en) | 1971-06-25 | 1973-05-22 | Ibm | Full capacity monolithic memory utilizing defective storage cells |
US3772652A (en) | 1969-06-21 | 1973-11-13 | Licentia Gmbh | Data storage system with means for eliminating defective storage locations |
US3781826A (en) | 1971-11-15 | 1973-12-25 | Ibm | Monolithic memory utilizing defective storage cells |
US3800294A (en) | 1973-06-13 | 1974-03-26 | Ibm | System for improving the reliability of systems using dirty memories |
US3845476A (en) | 1972-12-29 | 1974-10-29 | Ibm | Monolithic memory using partially defective chips |
US4355376A (en) | 1980-09-30 | 1982-10-19 | Burroughs Corporation | Apparatus and method for utilizing partially defective memory devices |
US4376300A (en) | 1981-01-02 | 1983-03-08 | Intel Corporation | Memory system employing mostly good memories |
US4404647A (en) | 1978-03-16 | 1983-09-13 | International Business Machines Corp. | Dynamic array error recovery |
US4450560A (en) | 1981-10-09 | 1984-05-22 | Teradyne, Inc. | Tester for LSI devices and memory devices |
US4475194A (en) | 1982-03-30 | 1984-10-02 | International Business Machines Corporation | Dynamic replacement of defective memory words |
US4479214A (en) | 1982-06-16 | 1984-10-23 | International Business Machines Corporation | System for updating error map of fault tolerant memory |
US4493075A (en) | 1982-05-17 | 1985-01-08 | National Semiconductor Corporation | Self repairing bulk memory |
US4527251A (en) | 1982-12-17 | 1985-07-02 | Honeywell Information Systems Inc. | Remap method and apparatus for a memory system which uses partially good memory devices |
US4646299A (en) | 1983-08-01 | 1987-02-24 | Fairchild Semiconductor Corporation | Method and apparatus for applying and monitoring programmed test signals during automated testing of electronic circuits |
US4807191A (en) | 1988-01-04 | 1989-02-21 | Motorola, Inc. | Redundancy for a block-architecture memory |
US4837747A (en) | 1986-11-29 | 1989-06-06 | Mitsubishi Denki Kabushiki Kaisha | Redundary circuit with a spare main decoder responsive to an address of a defective cell in a selected cell block |
US4876685A (en) | 1987-06-08 | 1989-10-24 | Teradyne, Inc. | Failure information processing in automatic memory tester |
US4881200A (en) | 1987-10-22 | 1989-11-14 | Nec Corporation | Erasable programmable read only memory device |
US4908798A (en) | 1987-07-20 | 1990-03-13 | Nec Corporation | Semiconductor memory device with memory cell arrays and a redundant memory cell array associated with a small number of write-in and sense amplifying circuits |
US4918662A (en) | 1987-03-27 | 1990-04-17 | Nec Corporation | Semiconductor memory device having redundant structure for segmented word line arrangement |
US4935899A (en) | 1988-01-19 | 1990-06-19 | Nec Corporation | Semiconductor memory device with redundant memory cells |
US4992984A (en) | 1989-12-28 | 1991-02-12 | International Business Machines Corporation | Memory module utilizing partially defective memory chips |
US5051994A (en) | 1989-04-28 | 1991-09-24 | International Business Machines Corporation | Computer memory module |
US5060197A (en) | 1989-12-30 | 1991-10-22 | Samsung Electronics Co., Ltd | Static random access memory with redundancy |
US5124948A (en) | 1988-03-18 | 1992-06-23 | Makoto Takizawa | Mask ROM with spare memory cells |
US5126973A (en) | 1990-02-14 | 1992-06-30 | Texas Instruments Incorporated | Redundancy scheme for eliminating defects in a memory device |
US5134584A (en) | 1988-07-22 | 1992-07-28 | Vtc Incorporated | Reconfigurable memory |
US5200959A (en) | 1989-10-17 | 1993-04-06 | Sundisk Corporation | Device and method for defect handling in semi-conductor memory |
US5208775A (en) | 1990-09-07 | 1993-05-04 | Samsung Electronics Co., Ltd. | Dual-port memory device |
US5233614A (en) | 1991-01-07 | 1993-08-03 | International Business Machines Corporation | Fault mapping apparatus for memory |
US5243570A (en) | 1992-01-31 | 1993-09-07 | Nec Corporation | Semiconductor memory device having redundant memory cell columns concurrently accessible together with regular memory cell arrays |
US5251174A (en) | 1992-06-12 | 1993-10-05 | Acer Incorporated | Memory system |
US5268866A (en) | 1992-03-02 | 1993-12-07 | Motorola, Inc. | Memory with column redundancy and localized column redundancy control signals |
US5270974A (en) | 1990-09-07 | 1993-12-14 | Alliance Semiconductor Corporation | Monolithic fail bit memory |
US5270976A (en) | 1990-06-19 | 1993-12-14 | Texas Instruments Incorporated | Laser link decoder for DRAM redundancy scheme |
US5315552A (en) | 1991-08-29 | 1994-05-24 | Kawasaki Steel Corporation | Memory module, method for control thereof and method for setting fault bit table for use therewith |
US5327380A (en) | 1988-10-31 | 1994-07-05 | Texas Instruments Incorporated | Method and apparatus for inhibiting a predecoder when selecting a redundant row line |
US5331188A (en) | 1992-02-25 | 1994-07-19 | International Business Machines Corporation | Non-volatile DRAM cell |
US5332922A (en) | 1990-04-26 | 1994-07-26 | Hitachi, Ltd. | Multi-chip semiconductor package |
US5337277A (en) | 1992-03-09 | 1994-08-09 | Samsung Electronics Co., Ltd. | Row redundancy circuit for a semiconductor memory device |
US5349556A (en) | 1992-07-13 | 1994-09-20 | Samsung Electronics Co., Ltd. | Row redundancy circuit sharing a fuse box |
US5371866A (en) | 1992-06-01 | 1994-12-06 | Staktek Corporation | Simulcast standard multichip memory addressing system |
US5379415A (en) | 1992-09-29 | 1995-01-03 | Zitel Corporation | Fault tolerant memory system |
US5390129A (en) | 1992-07-06 | 1995-02-14 | Motay Electronics, Inc. | Universal burn-in driver system and method therefor |
US5392247A (en) | 1991-09-19 | 1995-02-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including redundancy circuit |
US5400342A (en) | 1986-10-20 | 1995-03-21 | Nippon Telegraph & Telephone Corporation | Semiconductor memory having test circuit and test method thereof |
US5400263A (en) | 1992-04-06 | 1995-03-21 | Hewlett-Packard Company | Apparatus and method for specifying the flow of test execution and the binning for a testing system |
US5406565A (en) | 1989-06-07 | 1995-04-11 | Mv Limited | Memory array of integrated circuits capable of replacing faulty cells with a spare |
US5410545A (en) | 1992-07-28 | 1995-04-25 | Digital Equipment Corporation | Long-term storage of controller performance |
US5424989A (en) | 1992-08-21 | 1995-06-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US5434792A (en) | 1992-10-28 | 1995-07-18 | Fujitsu Limited | Versatile production system |
US5465234A (en) | 1993-11-26 | 1995-11-07 | Nec Corporation | Semiconductor memory device having shifting circuit connected between data bus lines and data buffer circuits for changing connections therebetween |
US5469390A (en) | 1993-09-16 | 1995-11-21 | Hitachi, Ltd. | Semiconductor memory system with the function of the replacement to the other chips |
US5475695A (en) | 1993-03-19 | 1995-12-12 | Semiconductor Diagnosis & Test Corporation | Automatic failure analysis system |
US5475648A (en) | 1992-02-07 | 1995-12-12 | Matsushita Electric Industrial Co., Ltd. | Redundancy semiconductor memory device which utilizes spare memory cells from a plurality of different memory blocks, and utilizes the same decode lines for both the primary and spare memory cells |
US5491664A (en) | 1993-09-27 | 1996-02-13 | Cypress Semiconductor Corporation | Flexibilitiy for column redundancy in a divided array architecture |
US5497381A (en) | 1993-10-15 | 1996-03-05 | Analog Devices, Inc. | Bitstream defect analysis method for integrated circuits |
US5502333A (en) | 1994-03-30 | 1996-03-26 | International Business Machines Corporation | Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit |
US5513135A (en) | 1994-12-02 | 1996-04-30 | International Business Machines Corporation | Synchronous memory packaged in single/dual in-line memory module and method of fabrication |
US5513327A (en) | 1990-04-18 | 1996-04-30 | Rambus, Inc. | Integrated circuit I/O using a high performance bus interface |
US5528553A (en) | 1993-10-01 | 1996-06-18 | Hal Computer Systems, Inc. | Method and apparatus for testing random access memory |
US5535328A (en) | 1989-04-13 | 1996-07-09 | Sandisk Corporation | Non-volatile memory system card with flash erasable sectors of EEprom cells including a mechanism for substituting defective cells |
US5538115A (en) | 1993-04-08 | 1996-07-23 | Stabilus Gmbh | Motor driven rotational to translational actuator for a piston cylinder |
US5539697A (en) | 1994-08-03 | 1996-07-23 | Bi-Search Corporation | Method and structure for using defective unrepairable semiconductor memory |
US5544106A (en) | 1994-02-15 | 1996-08-06 | Nec Corporation | Semiconductor memory device with redundant decoder available for test sequence on redundant memory cells |
US5548553A (en) | 1994-12-12 | 1996-08-20 | Digital Equipment Corporation | Method and apparatus for providing high-speed column redundancy |
US5576999A (en) | 1994-06-30 | 1996-11-19 | Samsung Electronics Co., Ltd. | Redundancy circuit of a semiconductor memory device |
US5588115A (en) | 1993-01-29 | 1996-12-24 | Teradyne, Inc. | Redundancy analyzer for automatic memory tester |
US5600258A (en) | 1993-09-15 | 1997-02-04 | Intest Corporation | Method and apparatus for automated docking of a test head to a device handler |
US5602987A (en) | 1989-04-13 | 1997-02-11 | Sandisk Corporation | Flash EEprom system |
US5631868A (en) | 1995-11-28 | 1997-05-20 | International Business Machines Corporation | Method and apparatus for testing redundant word and bit lines in a memory array |
US5633826A (en) | 1994-11-22 | 1997-05-27 | Nec Corporation | Semiconductor memory wherein a signal selectively substitutes a redundant memory cell link for a faulty ordinary memory cell link |
US5636173A (en) | 1995-06-07 | 1997-06-03 | Micron Technology, Inc. | Auto-precharge during bank selection |
US5654204A (en) | 1994-07-20 | 1997-08-05 | Anderson; James C. | Die sorter |
US5668763A (en) | 1996-02-26 | 1997-09-16 | Fujitsu Limited | Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks |
US5717694A (en) | 1995-08-22 | 1998-02-10 | Advantest Corp. | Fail analysis device for semiconductor memory test system |
US5734621A (en) | 1995-12-01 | 1998-03-31 | Sharp Kabushiki Kaisha | Semiconductor memory device |
US5745673A (en) | 1994-09-21 | 1998-04-28 | Texas Instruments Incorporated | Memory architecture for solid state discs |
US5754753A (en) | 1992-06-11 | 1998-05-19 | Digital Equipment Corporation | Multiple-bit error correction in computer main memory |
US5758056A (en) | 1996-02-08 | 1998-05-26 | Barr; Robert C. | Memory system having defective address identification and replacement |
US5768173A (en) | 1995-11-11 | 1998-06-16 | Samsung Electronics Co., Ltd. | Memory modules, circuit substrates and methods of fabrication therefor using partially defective memory devices |
US5798962A (en) | 1996-07-26 | 1998-08-25 | Texas Instruments Incorporated | Memory schemes |
US5841710A (en) | 1997-02-14 | 1998-11-24 | Micron Electronics, Inc. | Dynamic address remapping decoder |
US5862314A (en) | 1996-11-01 | 1999-01-19 | Micron Electronics, Inc. | System and method for remapping defective memory locations |
US5896346A (en) | 1997-08-21 | 1999-04-20 | International Business Machines Corporation | High speed and low cost SDRAM memory subsystem |
US5913020A (en) | 1996-09-20 | 1999-06-15 | Micron Electronics, Inc. | Method for using fuse identification codes for masking bad bits on single in-line memory modules |
US5920513A (en) | 1997-08-22 | 1999-07-06 | Micron Technology, Inc. | Partial replacement of partially defective memory devices |
US5956233A (en) | 1997-12-19 | 1999-09-21 | Texas Instruments Incorporated | High density single inline memory module |
US5963463A (en) | 1996-05-15 | 1999-10-05 | Micron Electronics, Inc. | Method for on-board programming of PRD serial EEPROMS |
US5966724A (en) | 1996-01-11 | 1999-10-12 | Micron Technology, Inc. | Synchronous memory device with dual page and burst mode operations |
US5970008A (en) | 1994-10-19 | 1999-10-19 | Micron Technology, Inc. | Efficient method for obtaining usable parts from a partially good memory integrated circuit |
US5974564A (en) | 1997-07-31 | 1999-10-26 | Micron Electronics, Inc. | Method for remapping defective memory bit sets to non-defective memory bit sets |
US5991215A (en) | 1998-03-31 | 1999-11-23 | Micron Electronics, Inc. | Method for testing a memory chip in multiple passes |
US5995409A (en) | 1998-03-20 | 1999-11-30 | Silicon Aquarius, Inc. | Electrically-programmable read-only memory fabricated using a dynamic random access memory fabrication process and methods for programming same |
US5996096A (en) | 1996-11-15 | 1999-11-30 | International Business Machines Corporation | Dynamic redundancy for random access memory assemblies |
US6115828A (en) * | 1997-04-28 | 2000-09-05 | Fujitsu Limited | Method of replacing failed memory cells in semiconductor memory device |
US6192487B1 (en) | 1996-12-26 | 2001-02-20 | Microsoft Corporation | Method and system for remapping physical memory |
US6192486B1 (en) | 1998-08-13 | 2001-02-20 | International Business Machines Corporation | Memory defect steering circuit |
-
1998
- 1998-04-28 US US09/067,467 patent/US6381708B1/en not_active Expired - Lifetime
Patent Citations (106)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3444526A (en) | 1966-06-08 | 1969-05-13 | Ibm | Storage system using a storage device having defective storage locations |
US3772652A (en) | 1969-06-21 | 1973-11-13 | Licentia Gmbh | Data storage system with means for eliminating defective storage locations |
US3681757A (en) | 1970-06-10 | 1972-08-01 | Cogar Corp | System for utilizing data storage chips which contain operating and non-operating storage cells |
US3714637A (en) | 1970-09-30 | 1973-01-30 | Ibm | Monolithic memory utilizing defective storage cells |
US3715735A (en) | 1970-12-14 | 1973-02-06 | Monolithic Memories Inc | Segmentized memory module and method of making same |
US3735368A (en) | 1971-06-25 | 1973-05-22 | Ibm | Full capacity monolithic memory utilizing defective storage cells |
US3781826A (en) | 1971-11-15 | 1973-12-25 | Ibm | Monolithic memory utilizing defective storage cells |
US3845476A (en) | 1972-12-29 | 1974-10-29 | Ibm | Monolithic memory using partially defective chips |
US3800294A (en) | 1973-06-13 | 1974-03-26 | Ibm | System for improving the reliability of systems using dirty memories |
US4404647A (en) | 1978-03-16 | 1983-09-13 | International Business Machines Corp. | Dynamic array error recovery |
US4355376A (en) | 1980-09-30 | 1982-10-19 | Burroughs Corporation | Apparatus and method for utilizing partially defective memory devices |
US4376300A (en) | 1981-01-02 | 1983-03-08 | Intel Corporation | Memory system employing mostly good memories |
US4450560A (en) | 1981-10-09 | 1984-05-22 | Teradyne, Inc. | Tester for LSI devices and memory devices |
US4475194A (en) | 1982-03-30 | 1984-10-02 | International Business Machines Corporation | Dynamic replacement of defective memory words |
US4493075A (en) | 1982-05-17 | 1985-01-08 | National Semiconductor Corporation | Self repairing bulk memory |
US4479214A (en) | 1982-06-16 | 1984-10-23 | International Business Machines Corporation | System for updating error map of fault tolerant memory |
US4527251A (en) | 1982-12-17 | 1985-07-02 | Honeywell Information Systems Inc. | Remap method and apparatus for a memory system which uses partially good memory devices |
US4646299A (en) | 1983-08-01 | 1987-02-24 | Fairchild Semiconductor Corporation | Method and apparatus for applying and monitoring programmed test signals during automated testing of electronic circuits |
US5400342A (en) | 1986-10-20 | 1995-03-21 | Nippon Telegraph & Telephone Corporation | Semiconductor memory having test circuit and test method thereof |
US4837747A (en) | 1986-11-29 | 1989-06-06 | Mitsubishi Denki Kabushiki Kaisha | Redundary circuit with a spare main decoder responsive to an address of a defective cell in a selected cell block |
US4918662A (en) | 1987-03-27 | 1990-04-17 | Nec Corporation | Semiconductor memory device having redundant structure for segmented word line arrangement |
US4876685A (en) | 1987-06-08 | 1989-10-24 | Teradyne, Inc. | Failure information processing in automatic memory tester |
US4908798A (en) | 1987-07-20 | 1990-03-13 | Nec Corporation | Semiconductor memory device with memory cell arrays and a redundant memory cell array associated with a small number of write-in and sense amplifying circuits |
US4881200A (en) | 1987-10-22 | 1989-11-14 | Nec Corporation | Erasable programmable read only memory device |
US4807191A (en) | 1988-01-04 | 1989-02-21 | Motorola, Inc. | Redundancy for a block-architecture memory |
US4935899A (en) | 1988-01-19 | 1990-06-19 | Nec Corporation | Semiconductor memory device with redundant memory cells |
US5124948A (en) | 1988-03-18 | 1992-06-23 | Makoto Takizawa | Mask ROM with spare memory cells |
US5134584A (en) | 1988-07-22 | 1992-07-28 | Vtc Incorporated | Reconfigurable memory |
US5327380A (en) | 1988-10-31 | 1994-07-05 | Texas Instruments Incorporated | Method and apparatus for inhibiting a predecoder when selecting a redundant row line |
US5327380B1 (en) | 1988-10-31 | 1999-09-07 | Texas Instruments Inc | Method and apparatus for inhibiting a predecoder when selecting a redundant row line |
US5535328A (en) | 1989-04-13 | 1996-07-09 | Sandisk Corporation | Non-volatile memory system card with flash erasable sectors of EEprom cells including a mechanism for substituting defective cells |
US5602987A (en) | 1989-04-13 | 1997-02-11 | Sandisk Corporation | Flash EEprom system |
US5051994A (en) | 1989-04-28 | 1991-09-24 | International Business Machines Corporation | Computer memory module |
US5406565A (en) | 1989-06-07 | 1995-04-11 | Mv Limited | Memory array of integrated circuits capable of replacing faulty cells with a spare |
US5200959A (en) | 1989-10-17 | 1993-04-06 | Sundisk Corporation | Device and method for defect handling in semi-conductor memory |
US4992984A (en) | 1989-12-28 | 1991-02-12 | International Business Machines Corporation | Memory module utilizing partially defective memory chips |
US5060197A (en) | 1989-12-30 | 1991-10-22 | Samsung Electronics Co., Ltd | Static random access memory with redundancy |
US5126973A (en) | 1990-02-14 | 1992-06-30 | Texas Instruments Incorporated | Redundancy scheme for eliminating defects in a memory device |
US5513327A (en) | 1990-04-18 | 1996-04-30 | Rambus, Inc. | Integrated circuit I/O using a high performance bus interface |
US5332922A (en) | 1990-04-26 | 1994-07-26 | Hitachi, Ltd. | Multi-chip semiconductor package |
US5270976A (en) | 1990-06-19 | 1993-12-14 | Texas Instruments Incorporated | Laser link decoder for DRAM redundancy scheme |
US5208775A (en) | 1990-09-07 | 1993-05-04 | Samsung Electronics Co., Ltd. | Dual-port memory device |
US5270974A (en) | 1990-09-07 | 1993-12-14 | Alliance Semiconductor Corporation | Monolithic fail bit memory |
US5233614A (en) | 1991-01-07 | 1993-08-03 | International Business Machines Corporation | Fault mapping apparatus for memory |
US5315552A (en) | 1991-08-29 | 1994-05-24 | Kawasaki Steel Corporation | Memory module, method for control thereof and method for setting fault bit table for use therewith |
US5392247A (en) | 1991-09-19 | 1995-02-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including redundancy circuit |
US5243570A (en) | 1992-01-31 | 1993-09-07 | Nec Corporation | Semiconductor memory device having redundant memory cell columns concurrently accessible together with regular memory cell arrays |
US5475648A (en) | 1992-02-07 | 1995-12-12 | Matsushita Electric Industrial Co., Ltd. | Redundancy semiconductor memory device which utilizes spare memory cells from a plurality of different memory blocks, and utilizes the same decode lines for both the primary and spare memory cells |
US5331188A (en) | 1992-02-25 | 1994-07-19 | International Business Machines Corporation | Non-volatile DRAM cell |
US5268866A (en) | 1992-03-02 | 1993-12-07 | Motorola, Inc. | Memory with column redundancy and localized column redundancy control signals |
US5337277A (en) | 1992-03-09 | 1994-08-09 | Samsung Electronics Co., Ltd. | Row redundancy circuit for a semiconductor memory device |
US5400263A (en) | 1992-04-06 | 1995-03-21 | Hewlett-Packard Company | Apparatus and method for specifying the flow of test execution and the binning for a testing system |
US5371866A (en) | 1992-06-01 | 1994-12-06 | Staktek Corporation | Simulcast standard multichip memory addressing system |
US5754753A (en) | 1992-06-11 | 1998-05-19 | Digital Equipment Corporation | Multiple-bit error correction in computer main memory |
US5251174A (en) | 1992-06-12 | 1993-10-05 | Acer Incorporated | Memory system |
US5390129A (en) | 1992-07-06 | 1995-02-14 | Motay Electronics, Inc. | Universal burn-in driver system and method therefor |
US5349556A (en) | 1992-07-13 | 1994-09-20 | Samsung Electronics Co., Ltd. | Row redundancy circuit sharing a fuse box |
US5410545A (en) | 1992-07-28 | 1995-04-25 | Digital Equipment Corporation | Long-term storage of controller performance |
US5424989A (en) | 1992-08-21 | 1995-06-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US5553231A (en) | 1992-09-29 | 1996-09-03 | Zitel Corporation | Fault tolerant memory system |
US5379415A (en) | 1992-09-29 | 1995-01-03 | Zitel Corporation | Fault tolerant memory system |
US5434792A (en) | 1992-10-28 | 1995-07-18 | Fujitsu Limited | Versatile production system |
US5588115A (en) | 1993-01-29 | 1996-12-24 | Teradyne, Inc. | Redundancy analyzer for automatic memory tester |
US5475695A (en) | 1993-03-19 | 1995-12-12 | Semiconductor Diagnosis & Test Corporation | Automatic failure analysis system |
US5538115A (en) | 1993-04-08 | 1996-07-23 | Stabilus Gmbh | Motor driven rotational to translational actuator for a piston cylinder |
US5600258A (en) | 1993-09-15 | 1997-02-04 | Intest Corporation | Method and apparatus for automated docking of a test head to a device handler |
US5469390A (en) | 1993-09-16 | 1995-11-21 | Hitachi, Ltd. | Semiconductor memory system with the function of the replacement to the other chips |
US5491664A (en) | 1993-09-27 | 1996-02-13 | Cypress Semiconductor Corporation | Flexibilitiy for column redundancy in a divided array architecture |
US5528553A (en) | 1993-10-01 | 1996-06-18 | Hal Computer Systems, Inc. | Method and apparatus for testing random access memory |
US5497381A (en) | 1993-10-15 | 1996-03-05 | Analog Devices, Inc. | Bitstream defect analysis method for integrated circuits |
US5465234A (en) | 1993-11-26 | 1995-11-07 | Nec Corporation | Semiconductor memory device having shifting circuit connected between data bus lines and data buffer circuits for changing connections therebetween |
US5544106A (en) | 1994-02-15 | 1996-08-06 | Nec Corporation | Semiconductor memory device with redundant decoder available for test sequence on redundant memory cells |
US5502333A (en) | 1994-03-30 | 1996-03-26 | International Business Machines Corporation | Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit |
US5576999A (en) | 1994-06-30 | 1996-11-19 | Samsung Electronics Co., Ltd. | Redundancy circuit of a semiconductor memory device |
US5654204A (en) | 1994-07-20 | 1997-08-05 | Anderson; James C. | Die sorter |
US5539697A (en) | 1994-08-03 | 1996-07-23 | Bi-Search Corporation | Method and structure for using defective unrepairable semiconductor memory |
US5745673A (en) | 1994-09-21 | 1998-04-28 | Texas Instruments Incorporated | Memory architecture for solid state discs |
US5970008A (en) | 1994-10-19 | 1999-10-19 | Micron Technology, Inc. | Efficient method for obtaining usable parts from a partially good memory integrated circuit |
US5633826A (en) | 1994-11-22 | 1997-05-27 | Nec Corporation | Semiconductor memory wherein a signal selectively substitutes a redundant memory cell link for a faulty ordinary memory cell link |
US5513135A (en) | 1994-12-02 | 1996-04-30 | International Business Machines Corporation | Synchronous memory packaged in single/dual in-line memory module and method of fabrication |
US5548553A (en) | 1994-12-12 | 1996-08-20 | Digital Equipment Corporation | Method and apparatus for providing high-speed column redundancy |
US5636173A (en) | 1995-06-07 | 1997-06-03 | Micron Technology, Inc. | Auto-precharge during bank selection |
US5717694A (en) | 1995-08-22 | 1998-02-10 | Advantest Corp. | Fail analysis device for semiconductor memory test system |
US5768173A (en) | 1995-11-11 | 1998-06-16 | Samsung Electronics Co., Ltd. | Memory modules, circuit substrates and methods of fabrication therefor using partially defective memory devices |
US5631868A (en) | 1995-11-28 | 1997-05-20 | International Business Machines Corporation | Method and apparatus for testing redundant word and bit lines in a memory array |
US5734621A (en) | 1995-12-01 | 1998-03-31 | Sharp Kabushiki Kaisha | Semiconductor memory device |
US5966724A (en) | 1996-01-11 | 1999-10-12 | Micron Technology, Inc. | Synchronous memory device with dual page and burst mode operations |
US5758056A (en) | 1996-02-08 | 1998-05-26 | Barr; Robert C. | Memory system having defective address identification and replacement |
US5668763A (en) | 1996-02-26 | 1997-09-16 | Fujitsu Limited | Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks |
US5963463A (en) | 1996-05-15 | 1999-10-05 | Micron Electronics, Inc. | Method for on-board programming of PRD serial EEPROMS |
US5798962A (en) | 1996-07-26 | 1998-08-25 | Texas Instruments Incorporated | Memory schemes |
US6009536A (en) | 1996-09-20 | 1999-12-28 | Micron Electronics, Inc. | Method for using fuse identification codes for masking bad bits on memory modules |
US5913020A (en) | 1996-09-20 | 1999-06-15 | Micron Electronics, Inc. | Method for using fuse identification codes for masking bad bits on single in-line memory modules |
US5862314A (en) | 1996-11-01 | 1999-01-19 | Micron Electronics, Inc. | System and method for remapping defective memory locations |
US5996096A (en) | 1996-11-15 | 1999-11-30 | International Business Machines Corporation | Dynamic redundancy for random access memory assemblies |
US6192487B1 (en) | 1996-12-26 | 2001-02-20 | Microsoft Corporation | Method and system for remapping physical memory |
US5920512A (en) | 1997-02-14 | 1999-07-06 | Micron Electronics, Inc. | Dynamic address remapping decoder |
US5841710A (en) | 1997-02-14 | 1998-11-24 | Micron Electronics, Inc. | Dynamic address remapping decoder |
US6115828A (en) * | 1997-04-28 | 2000-09-05 | Fujitsu Limited | Method of replacing failed memory cells in semiconductor memory device |
US5974564A (en) | 1997-07-31 | 1999-10-26 | Micron Electronics, Inc. | Method for remapping defective memory bit sets to non-defective memory bit sets |
US5896346A (en) | 1997-08-21 | 1999-04-20 | International Business Machines Corporation | High speed and low cost SDRAM memory subsystem |
US5920513A (en) | 1997-08-22 | 1999-07-06 | Micron Technology, Inc. | Partial replacement of partially defective memory devices |
US5956233A (en) | 1997-12-19 | 1999-09-21 | Texas Instruments Incorporated | High density single inline memory module |
US5995409A (en) | 1998-03-20 | 1999-11-30 | Silicon Aquarius, Inc. | Electrically-programmable read-only memory fabricated using a dynamic random access memory fabrication process and methods for programming same |
US5991215A (en) | 1998-03-31 | 1999-11-23 | Micron Electronics, Inc. | Method for testing a memory chip in multiple passes |
US6192486B1 (en) | 1998-08-13 | 2001-02-20 | International Business Machines Corporation | Memory defect steering circuit |
Non-Patent Citations (17)
Title |
---|
Intel, PC SDRAM Specification, Revision 1.63, pp. i-54, Oct. 1998. |
Intel, PC SDRAM Unbuffered DIMM Specification, Revision 1.0, pp. 1-47, Feb. 1998. |
Micron Electronics, Inc.-Assignee, U.S. App. S/N 08/903,819, Filed Jul. 31, 1997, "System for Remapping Defective Memory Bit Sets". |
Micron Electronics, Inc.—Assignee, U.S. App. S/N 08/903,819, Filed Jul. 31, 1997, "System for Remapping Defective Memory Bit Sets". |
Micron Electronics, Inc.-Assignee, U.S. App. S/N 09/035,629, Filed Mar. 5, 1998, "Recover of Partially Defective Synchronous Memory Components". |
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/035,629, Filed Mar. 5, 1998, "Recover of Partially Defective Synchronous Memory Components". |
Micron Electronics, Inc.-Assignee, U.S. App. S/N 09/035,629, Filed Mar. 5, 1998, "Recovery of Partially Defective Synchronous Memory Components". |
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/035,629, Filed Mar. 5, 1998, "Recovery of Partially Defective Synchronous Memory Components". |
Micron Electronics, Inc.-Assignee, U.S. App. S/N 09/035,739, Filed Aug. 3, 2000, Method for Recovery of Useful Areas of Partially Defective Synchronous Memory Components. |
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/035,739, Filed Aug. 3, 2000, Method for Recovery of Useful Areas of Partially Defective Synchronous Memory Components. |
Micron Electronics, Inc.-Assignee, U.S. App. S/N 09/217,781, Filed Dec. 21, 1998, "Use of Partially Dysfunctional Memory Devices". |
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/217,781, Filed Dec. 21, 1998, "Use of Partially Dysfunctional Memory Devices". |
Micron Electronics, Inc.-Assignee, U.S. App. S/N 09/519,641, Filed Mar. 6, 2000, "Method and Apparatus for Recovery of Useful Areas of Partially Defective Rambus RIMM Components". |
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/519,641, Filed Mar. 6, 2000, "Method and Apparatus for Recovery of Useful Areas of Partially Defective Rambus RIMM Components". |
Micron Electronics, Inc.-Assignee, U.S. App. S/N 09/548,826, Filed Apr. 13, 2000, "Method and Apparatus for Storing Failing Part Locations in a Module". |
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/548,826, Filed Apr. 13, 2000, "Method and Apparatus for Storing Failing Part Locations in a Module". |
Shanley, T. and D. Anderson, ISA System Architecture, Third Edition, pp. 126-132, 221-232, 1995, Copyright 1995 by MindShare, Inc. |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070288805A1 (en) * | 2000-04-13 | 2007-12-13 | Charlton David E | Method and apparatus for storing failing part locations in a module |
US7890819B2 (en) | 2000-04-13 | 2011-02-15 | Micron Technology, Inc. | Method and apparatus for storing failing part locations in a module |
US20020133742A1 (en) * | 2001-01-16 | 2002-09-19 | Hsiu-Ying Hsu | DRAM memory page operation method and its structure |
US20060181942A1 (en) * | 2005-02-11 | 2006-08-17 | Cordero Edgar R | Switching a defective signal line with a spare signal line without shutting down the computer system |
US7380161B2 (en) * | 2005-02-11 | 2008-05-27 | International Business Machines Corporation | Switching a defective signal line with a spare signal line without shutting down the computer system |
US20080215929A1 (en) * | 2005-02-11 | 2008-09-04 | International Business Machines Corporation | Switching a defective signal line with a spare signal line without shutting down the computer system |
US7793143B2 (en) | 2005-02-11 | 2010-09-07 | International Business Machines Corporation | Switching a defective signal line with a spare signal line without shutting down the computer system |
US20060221733A1 (en) * | 2005-03-30 | 2006-10-05 | Yang Chang-Lien O | Controller apparatus for utilizing downgrade memory and method for operating the same |
US7586779B2 (en) * | 2005-03-30 | 2009-09-08 | Chang-Lien Ou Yang | Controller apparatus for utilizing downgrade memory and method for operating the same |
US10083764B2 (en) | 2014-01-06 | 2018-09-25 | Samsung Electronics Co., Ltd. | Memory system capable of re-mapping address |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7620768B2 (en) | Multiple erase block tagging in a flash memory device | |
US5519664A (en) | Dynamic random access memory persistent page implemented as processor register sets | |
US5781717A (en) | Dynamic spare column replacement memory system | |
US6981100B2 (en) | Synchronous DRAM with selectable internal prefetch size | |
US5644541A (en) | Memory substitution system and method for correcting partially defective memories | |
EP0808486B1 (en) | Parallel processing redundancy apparatus and method for faster access time and lower die area | |
US5650967A (en) | Method and apparatus for writing and erasing flash memory | |
JPH09231127A (en) | Method for controlling memory operation and computer system | |
US5745914A (en) | Technique for converting system signals from one address configuration to a different address configuration | |
JPH07254270A (en) | Method and apparatus for control of plurality of banks of dram element | |
US6381707B1 (en) | System for decoding addresses for a defective memory array | |
US20080298154A1 (en) | Semiconductor memory device | |
US6421765B1 (en) | Method and apparatus for selecting functional space in a low pin count memory device | |
US6381708B1 (en) | Method for decoding addresses for a defective memory array | |
US6269030B1 (en) | Semiconductor memory device | |
US6829184B2 (en) | Apparatus and method for encoding auto-precharge | |
US5740179A (en) | Method and apparatus for a design for test, parallel block write operation | |
US5666312A (en) | Column redundancy scheme for a random access memory incorporating multiplexers and demultiplexers for replacing defective columns in any memory array | |
US6937537B2 (en) | Semiconductor memory with address decoding unit, and address loading method | |
JP2000030487A (en) | Semiconductor storage device | |
US6707754B2 (en) | Method of constructing a very wide, very fast distributed memory | |
KR100429095B1 (en) | Random Access Memory in Integrated Circuits and How to Test Them | |
US6621748B2 (en) | Recovery of useful areas of partially defective synchronous memory components | |
US6332183B1 (en) | Method for recovery of useful areas of partially defective synchronous memory components | |
US6956786B2 (en) | Random access memory with optional inaccessible memory cells |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON ELECTRONICS, INC., IOWA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LARSON, COREY;WEBER, RICHARD;REEL/FRAME:010815/0761 Effective date: 19980615 |
|
AS | Assignment |
Owner name: MICRON ELECTONICS, INC., IOWA Free format text: CORRECTED ASSIGNMENT TO CORRECT SPELLING OF ASSIGNOR, COREY LARSEN'S NAME AS PREVIOUSLY RECORDED;ASSIGNORS:LARSEN, COREY;WEBER, RICHARD;REEL/FRAME:011265/0514 Effective date: 19980615 |
|
AS | Assignment |
Owner name: MEI CALIFORNIA, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON ELECTRONICS, INC.;REEL/FRAME:011658/0956 Effective date: 20010322 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MEI CALIFORNIA INC;REEL/FRAME:012232/0436 Effective date: 20010322 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 12 |