US6124750A - Current sensing gated current source for delay reduction in a universal serial bus (USB) low speed output driver - Google Patents
Current sensing gated current source for delay reduction in a universal serial bus (USB) low speed output driver Download PDFInfo
- Publication number
- US6124750A US6124750A US08/995,494 US99549497A US6124750A US 6124750 A US6124750 A US 6124750A US 99549497 A US99549497 A US 99549497A US 6124750 A US6124750 A US 6124750A
- Authority
- US
- United States
- Prior art keywords
- current
- circuit
- control current
- control
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/165—Modifications for eliminating interference voltages or currents in field-effect transistor switches by feedback from the output circuit to the control circuit
- H03K17/166—Soft switching
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
- G05F1/466—Sources with reduced influence on propagation delay
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/04—Modifications for accelerating switching
- H03K17/042—Modifications for accelerating switching by feedback from the output circuit to the control circuit
- H03K17/04206—Modifications for accelerating switching by feedback from the output circuit to the control circuit in field-effect transistor switches
Definitions
- the present invention relates to low speed drivers generally and, more particularly, to a low speed driver for use with the universal serial bus that provides improved crossover performance and/or monotonicity.
- USB universal serial bus
- One of the modes of a USB device is a low speed mode. While operating in the low speed mode, the outputs of a USB device are generally very slow transitioning signals.
- One design criteria involved with USB devices is that there may be a large variation in the load placed on the device. As a result, the USB device must be designed to provide the proper speed at the output across wide load variations.
- the USB specification calls for controlled differential rise and fall times over a 7:1 range of load capacitances (i.e., from 50 pf to 350 pf) for operation in the low speed mode.
- the USB specification also requires that the differential outputs cross between 1.3 and 2.0 volts over the entire load range.
- a particular design problem in implementing an output driver to meet the crossover specification occurs since the negative output signal generally contains a 1.5 K ⁇ pull-up resistor at the output.
- the pull-up resistor causes the negative output to rise more quickly than the positive output causing an imbalance in the output crossovers.
- the crossovers are also effected by process and temperature variations. As a result, the circuit must not only change the signal delay, but must also track the process and temperature variations.
- a conventional USB driver circuit 10 which implements operational amplifiers 12 and 14 to control the transitioning of the output signal.
- the circuit 10 generally requires the use of the operational amplifier 12 and the operational amplifier 14 to control the signal presented at an output pad 16.
- the circuit 10 also requires a variety of transistors, a bias circuit 18, a predriver circuit 20 and a clamp circuit 22. More information regarding the circuit of FIG. 1 may be found in the paper "Design Guide For A Low Speed Buffer For The Universal Serial Bus," published in December 1996, the relevant sections which are hereby incorporated by reference.
- Each universal serial bus device has two outputs, a plus output and a minus output.
- the circuit 10 would have to be implemented, at a minimum, at each of the plus and minus outputs of each device.
- the number of instances that the circuit 10 would have to be duplicated increases accordingly.
- it is desirable for the number of components in the circuit 10 be kept to a minimum in order to reduce the overall area required to implement the plurality of required buffers at the various outputs.
- the USB specification also requires that the differential outputs be monotonistic (i.e., smoothly transitioning).
- the pull-up resistor on the D- output signal When switching from a HIGH (e.g., "1") to a LOW (e.g., "0") in low speed mode, the pull-up resistor on the D- output signal generally causes the D- output to pull toward the power supply voltage until the NMOS pull-down transistor reaches its threshold voltage. This may cause a variation in voltage, or a "bump,” to occur on the output. It is generally desirable to reduce the bump at the output.
- the present invention concerns a circuit comprising a comparator circuit and a control circuit.
- the comparator circuit may be configured to present an output signal in response to (i) a reference current and (ii) a control current.
- the control circuit may be configured to generate the control current in response to (i) a first current source configured to present a fixed portion of the control current, (ii) a second current source configured to present a variable portion of the control current and (iii) a sense transistor.
- the second current source generally responds to a level of said control current.
- the objects, features and advantages of the present invention include providing a gated current source that reduces output buffer delay, reduces spikes in the output voltage and reduces the overall chip area needed to implement the invention.
- FIG. 1 is a block diagram of a conventional buffer for use in a low speed application USB;
- FIG. 2 illustrates a circuit diagram of a preferred embodiment of the present invention
- FIG. 3 illustrates a circuit diagram of an alternate implementation of the present invention
- FIG. 4 is a graph illustrating an ideal high to low transition
- FIG. 5 illustrates one embodiment of the comparator portion of the circuits of FIGS. 3 and 4.
- the present invention concerns a threshold-dependent gated current source configured to compensate for the delay associated with an output buffer.
- a comparator may be used to detect when one of the outputs has reached a threshold current.
- a signal may then be sent to a transistor or other switching device to disable a current source compensation circuit.
- the differential output buffer begins its transition for the D- output, the D+ output will begin to transition to a HIGH state.
- the D- output will begin to transition to a LOW state.
- the pull-up transistor on the D- output generally shuts off at the start of the cycle.
- the current source is generally disabled when the transistor reaches its turn on threshold voltage.
- Another example of an output buffer delay reduction circuit may be found in copending U.S. Ser. No. 08/935,350, which is hereby incorporated by reference in its entirety.
- the circuit 100 generally comprises a transistor P1, a current source Isource1, a current source Isource2, a reference current source Iref, a comparator 102, a transistor N1, a transistor N2 and a transistor P2.
- the transistors P1 and P2 may each have sources connected to a supply voltage.
- the drain of the transistor P1 is generally coupled to the output.
- the drain of the transistor P2 may be coupled to a positive input of the comparator 102.
- the gate of the transistor P2 is generally coupled to the gate of the transistor P1 as well as to the drain of the transistor N2 and may present a gate control voltage.
- the output of the comparator 102 is generally coupled to the gate of the transistor N1.
- the source of the transistor N1 is generally coupled to ground through the current source Isource2.
- the source of the transistor N2 is generally coupled to ground through the current source Isource1.
- the source of the transistor N2 is also generally coupled to the drain of the transistor N1.
- the current source Isource1 may be a fixed current that may comprise, in one example, a static current.
- the current source Isource2 may be a variable current that may comprise, in one example, a dynamic current.
- the circuit 100' generally comprises a current source Isource1, a current source Isource2, a reference current Iref, a transistor N1, a transistor N2, transistor P1, a transistor P2 and a comparator 102'.
- the current reference Iref is generally coupled to the negative input of the comparator 102'.
- the source of the transistors N1 and N2 are generally coupled to ground.
- a positive input of the comparator 102' is generally coupled to the drain of the transistor N2.
- the gate of the transistor N1 and N2 are generally coupled to the drain of the transistor P2.
- the comparator 102' is generally coupled to the gate transistor P1.
- the source of the transistor P1 is generally coupled to a supply voltage through the current source ISource2.
- the drain of the transistor P1 is generally coupled to the source of the transistor P2 as well as to the supply voltage through the current source Isource1.
- the comparator 102 generally generates an output signal that may drive the gate of the transistor P1.
- the current source Isource1 may be used as part of a slew rate control circuit.
- the current source Isource2 is generally used to quickly drive the gate voltage to a threshold value.
- the current source Isource1 and the current source Isource2 may be combined as a control circuit to present the gate control voltage. Once the gate control voltage has reached the threshold voltage Vth, the transistor N2 turns on which may cause the comparator 102, to disable the current source Isource2. The disabling of the current source Isource2 may prevent the disruption of the slew rate control function.
- the reference current Iref generally establishes a reference current that may be presented to the negative input of the comparator 102.
- the reference current Iref is generally a small current with respect to the current that may flow through the transistor N2.
- the transistor N2 may be used as a control transistor to activate the circuit 100' during a particular cycle.
- the transistors N1 and N2 are formed with the same process and generally have similar operating characters. As a result, as current begins to flow through the transistor N1 to the output, an equal amount of current will generally flow through the sense transistor N2. This current matching may provide an accurate method for detecting when the output transistor N1 has reached a threshold voltage. Once the current flows through the transistor N2 and exceeds the reference current, the additional current source Isource2 may be switched out of the circuit 100 (or 100').
- an ideal transition between a logic high and a logic low at the D- output is shown.
- the logic high portion is generally shown by the trace 120
- the logic low is generally shown by the trace 122
- the transition period is generally shown by the trace 124.
- the change between the trace 120 and 124 is generally an abrupt change, not exhibiting either a bump or other discontinuity. While this may be the ideal situation, the gradual curve may provide acceptable results that may be properly used by additional devices connected to the D- output.
- the gate control circuit 130 generally comprises a comparator 102", a transistor P1 and a transistor N1.
- the gate control circuit 130 generally represents the components necessary to control the transistor P1, which may be used to turn on the current source Isource2 described in connection with FIGS. 2 and 3.
- the drain current Id generally presented to the comparator 102"may be described by the following equation:
- K' generally comprises a process constant
- the reference current Iref generally establishes the reference current.
- the reference current Iref generally tracks the threshold current at the gate of the transistor N1 (of FIG. 2).
- the operation of the circuit 130 may be viewed as feedback created between the output and the positive input of the comparator 102. This feedback is generally compared to the reference current Iref and may reduce the stored charge at the gate of the transistor P1.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
Description
Id=(Vgs-Vt).sup.2,
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/995,494 US6124750A (en) | 1997-12-22 | 1997-12-22 | Current sensing gated current source for delay reduction in a universal serial bus (USB) low speed output driver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/995,494 US6124750A (en) | 1997-12-22 | 1997-12-22 | Current sensing gated current source for delay reduction in a universal serial bus (USB) low speed output driver |
Publications (1)
Publication Number | Publication Date |
---|---|
US6124750A true US6124750A (en) | 2000-09-26 |
Family
ID=25541887
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/995,494 Expired - Lifetime US6124750A (en) | 1997-12-22 | 1997-12-22 | Current sensing gated current source for delay reduction in a universal serial bus (USB) low speed output driver |
Country Status (1)
Country | Link |
---|---|
US (1) | US6124750A (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6615301B1 (en) * | 1998-03-09 | 2003-09-02 | Samsung Electronics, Co., Ltd | Integrated data transceiver circuit for use with a serial bus and bus interface |
US7072989B1 (en) | 2002-09-27 | 2006-07-04 | Cypress Semiconductor, Inc. | USB peripheral device storing an indication of an operating power mode when a host went into hibernate and restarting at the power mode accordingly |
US7194638B1 (en) | 2002-09-27 | 2007-03-20 | Cypress Semiconductor Corporation | Device and method for managing power consumed by a USB device |
US7293118B1 (en) | 2002-09-27 | 2007-11-06 | Cypress Semiconductor Corporation | Apparatus and method for dynamically providing hub or host operations |
US7395366B1 (en) | 2002-09-27 | 2008-07-01 | Cypress Semiconductor Corp. | System, method, and apparatus for connecting USB peripherals at extended distances from a host computer |
US7432749B1 (en) | 2004-06-23 | 2008-10-07 | Cypress Semiconductor Corp. | Circuit and method for improving frequency range in a phase locked loop |
US7447922B1 (en) | 2004-06-23 | 2008-11-04 | Cypress Semiconductor Corp. | Supplying power from peripheral to host via USB |
US20090212844A1 (en) * | 2008-02-26 | 2009-08-27 | Dell Products L.P. | Information Handling System Port Security |
US7653123B1 (en) | 2004-09-24 | 2010-01-26 | Cypress Semiconductor Corporation | Dynamic data rate using multiplicative PN-codes |
US7689724B1 (en) | 2002-08-16 | 2010-03-30 | Cypress Semiconductor Corporation | Apparatus, system and method for sharing data from a device between multiple computers |
US8135880B2 (en) | 2006-03-31 | 2012-03-13 | Cypress Semiconductor Corporation | USB mass storage locking |
US8990592B2 (en) | 2012-01-25 | 2015-03-24 | Smsc Holdings S.A.R.L. | Overcoming limited common-mode range for USB systems |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4775807A (en) * | 1987-06-29 | 1988-10-04 | International Business Machines Corp. | Single ended receiver circuit with hysteresis |
US5175451A (en) * | 1990-10-08 | 1992-12-29 | Sharp Kabushiki Kaisha | Biasing circuit for sense amplifier |
US5300837A (en) * | 1992-09-17 | 1994-04-05 | At&T Bell Laboratories | Delay compensation technique for buffers |
US5434533A (en) * | 1992-04-06 | 1995-07-18 | Mitsubishi Denki Kabushiki Kaisha | Reference voltage generating circuit temperature-compensated without addition of manufacturing step and semiconductor device using the same |
WO1997036230A1 (en) * | 1996-03-25 | 1997-10-02 | Intel Corporation | System for facilitating data i/o between usb input device and non-usb cognition application |
US5675813A (en) * | 1995-10-26 | 1997-10-07 | Microsoft Corporation | System and method for power control in a universal serial bus |
US5774013A (en) * | 1995-11-30 | 1998-06-30 | Rockwell Semiconductor Systems, Inc. | Dual source for constant and PTAT current |
US5790331A (en) * | 1995-08-11 | 1998-08-04 | Mitel Semiconductor Americas Inc. | Current control circuit and method for programmable read write preamplifier |
US5796278A (en) * | 1996-04-26 | 1998-08-18 | Delco Electronics Corporaiton | Circuitry for controlling load current |
US5796276A (en) * | 1994-12-30 | 1998-08-18 | Sgs-Thomson Microelectronics, Inc. | High-side-driver gate drive circuit |
-
1997
- 1997-12-22 US US08/995,494 patent/US6124750A/en not_active Expired - Lifetime
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4775807A (en) * | 1987-06-29 | 1988-10-04 | International Business Machines Corp. | Single ended receiver circuit with hysteresis |
US5175451A (en) * | 1990-10-08 | 1992-12-29 | Sharp Kabushiki Kaisha | Biasing circuit for sense amplifier |
US5434533A (en) * | 1992-04-06 | 1995-07-18 | Mitsubishi Denki Kabushiki Kaisha | Reference voltage generating circuit temperature-compensated without addition of manufacturing step and semiconductor device using the same |
US5300837A (en) * | 1992-09-17 | 1994-04-05 | At&T Bell Laboratories | Delay compensation technique for buffers |
US5796276A (en) * | 1994-12-30 | 1998-08-18 | Sgs-Thomson Microelectronics, Inc. | High-side-driver gate drive circuit |
US5790331A (en) * | 1995-08-11 | 1998-08-04 | Mitel Semiconductor Americas Inc. | Current control circuit and method for programmable read write preamplifier |
US5675813A (en) * | 1995-10-26 | 1997-10-07 | Microsoft Corporation | System and method for power control in a universal serial bus |
US5774013A (en) * | 1995-11-30 | 1998-06-30 | Rockwell Semiconductor Systems, Inc. | Dual source for constant and PTAT current |
WO1997036230A1 (en) * | 1996-03-25 | 1997-10-02 | Intel Corporation | System for facilitating data i/o between usb input device and non-usb cognition application |
US5796278A (en) * | 1996-04-26 | 1998-08-18 | Delco Electronics Corporaiton | Circuitry for controlling load current |
Non-Patent Citations (8)
Title |
---|
Design Guide for a Low Speed Buffer for the Universal Serial Bus. * |
Gary W. Alleven, U.S.S.N. 08/934,805 Methods, Circuits and Devices for Reducing and/or Improving Crossover Performance and/or Monotonicity, and Applications of the Same in a Universal Serial Bus (USB) Low Speed Output Driver, filed Sep. 22, 1997. * |
Gary W. Alleven, U.S.S.N. 08/934,933 Methods, Circuits and Devices for reducing and/or Improving Crossover Performance and/or Monotonicity, and Applications of the Same in a Universal Serial Bus (USB) Low Speed Output Driver, filed Sep. 22, 1997. * |
Gary W. Alleven, U.S.S.N. 08/935,350 Methods, Circuits and Devices for Reducing and/or Improving Crossover Performance and/or Monotonicity, and Applications of the Same in a Universal Serial Bus (USB) Low Speed Output Driver, filed Sep. 22, 1997. * |
Revision 1.1, Dec., 1996 Intel Corporation, pp. 1 29. * |
Revision 1.1, Dec., 1996 Intel Corporation, pp. 1-29. |
Universal Serial Bus Specification, Chapter 7 Electrical, Jan. 15, 1996, pp. 111 143. * |
Universal Serial Bus Specification, Chapter 7--Electrical, Jan. 15, 1996, pp. 111-143. |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6615301B1 (en) * | 1998-03-09 | 2003-09-02 | Samsung Electronics, Co., Ltd | Integrated data transceiver circuit for use with a serial bus and bus interface |
US7689724B1 (en) | 2002-08-16 | 2010-03-30 | Cypress Semiconductor Corporation | Apparatus, system and method for sharing data from a device between multiple computers |
US7293118B1 (en) | 2002-09-27 | 2007-11-06 | Cypress Semiconductor Corporation | Apparatus and method for dynamically providing hub or host operations |
US7194638B1 (en) | 2002-09-27 | 2007-03-20 | Cypress Semiconductor Corporation | Device and method for managing power consumed by a USB device |
US7395366B1 (en) | 2002-09-27 | 2008-07-01 | Cypress Semiconductor Corp. | System, method, and apparatus for connecting USB peripherals at extended distances from a host computer |
US7072989B1 (en) | 2002-09-27 | 2006-07-04 | Cypress Semiconductor, Inc. | USB peripheral device storing an indication of an operating power mode when a host went into hibernate and restarting at the power mode accordingly |
US7765344B2 (en) | 2002-09-27 | 2010-07-27 | Cypress Semiconductor Corporation | Apparatus and method for dynamically providing hub or host operations |
US7432749B1 (en) | 2004-06-23 | 2008-10-07 | Cypress Semiconductor Corp. | Circuit and method for improving frequency range in a phase locked loop |
US7447922B1 (en) | 2004-06-23 | 2008-11-04 | Cypress Semiconductor Corp. | Supplying power from peripheral to host via USB |
US7653123B1 (en) | 2004-09-24 | 2010-01-26 | Cypress Semiconductor Corporation | Dynamic data rate using multiplicative PN-codes |
US8135880B2 (en) | 2006-03-31 | 2012-03-13 | Cypress Semiconductor Corporation | USB mass storage locking |
US20090212844A1 (en) * | 2008-02-26 | 2009-08-27 | Dell Products L.P. | Information Handling System Port Security |
US7984285B2 (en) | 2008-02-26 | 2011-07-19 | Dell Products L.P. | Information handling system port security |
US8332669B2 (en) | 2008-02-26 | 2012-12-11 | Dell Products L.P. | Information handling system port security |
US8990592B2 (en) | 2012-01-25 | 2015-03-24 | Smsc Holdings S.A.R.L. | Overcoming limited common-mode range for USB systems |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5912569A (en) | Methods, circuits and devices for improving crossover performance and/or monotonicity, and applications of the same in a universal serial bus (USB) low speed output driver | |
US5905389A (en) | Methods, circuits and devices for improving crossover performance and/or monotonicity, and applications of the same in a universal serial bus (USB) low speed output driver | |
US4970408A (en) | CMOS power-on reset circuit | |
JP4059387B2 (en) | Apparatus for changing the slew rate of a transition edge of a digital signal at a node of an integrated circuit | |
US5929664A (en) | Methods, circuits and devices for improving crossover performance and/or monotonicity, and applications of the same in a universal serial bus (USB) low speed output driver | |
US5206544A (en) | CMOS off-chip driver with reduced signal swing and reduced power supply disturbance | |
US5990742A (en) | Differential amplifier circuit | |
EP0329285B1 (en) | Output buffer | |
US5666067A (en) | Voltage compensating CMOS input buffer circuit | |
US4857863A (en) | Low power output driver circuit with slew rate limiting | |
US6281730B1 (en) | Controlled slew rate driver | |
US7683672B2 (en) | Dynamically controlled output slew rate pad driver | |
US6124750A (en) | Current sensing gated current source for delay reduction in a universal serial bus (USB) low speed output driver | |
US5334883A (en) | Circuit for introducing hysterisis | |
US5194760A (en) | Slew rate limited inductive load driver | |
JPH0936673A (en) | Compensated-off bias voltage feeding circuit | |
JPH0455009B2 (en) | ||
KR100600918B1 (en) | Circuit having a controllable slew rate | |
JPH08153389A (en) | Off-chip driver containing voltage-adjusting predrive mechanism | |
US6031389A (en) | Slew rate limited output driver | |
US4782252A (en) | Output current control circuit for reducing ground bounce noise | |
US5872473A (en) | Low speed driver for use with the universal serial bus | |
US5999054A (en) | Differential amplifier circuit | |
JPH05136684A (en) | Cmos output buffer circuit | |
US5440272A (en) | Differential amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ALLEVEN, GARY W.;SIAGIAN, ALEX T.;REEL/FRAME:008982/0959 Effective date: 19971219 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429 Effective date: 20150312 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 |
|
AS | Assignment |
Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:040911/0238 Effective date: 20160811 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470 Effective date: 20150312 |