US5258648A - Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery - Google Patents
Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery Download PDFInfo
- Publication number
- US5258648A US5258648A US07/982,404 US98240492A US5258648A US 5258648 A US5258648 A US 5258648A US 98240492 A US98240492 A US 98240492A US 5258648 A US5258648 A US 5258648A
- Authority
- US
- United States
- Prior art keywords
- interposer
- semiconductor device
- semiconductor die
- vias
- die
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 109
- 238000012360 testing method Methods 0.000 title claims abstract description 42
- 239000002131 composite material Substances 0.000 title claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 39
- 229910000679 solder Inorganic materials 0.000 claims description 46
- 239000000463 material Substances 0.000 claims description 32
- 230000008878 coupling Effects 0.000 claims description 11
- 238000010168 coupling process Methods 0.000 claims description 11
- 238000005859 coupling reaction Methods 0.000 claims description 11
- 230000002093 peripheral effect Effects 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 239000000919 ceramic Substances 0.000 claims description 3
- 230000002708 enhancing effect Effects 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 30
- 238000000034 method Methods 0.000 description 18
- 230000008901 benefit Effects 0.000 description 13
- 238000001465 metallisation Methods 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 11
- 238000005516 engineering process Methods 0.000 description 5
- 230000002950 deficient Effects 0.000 description 4
- 230000008602 contraction Effects 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 208000037408 Device failure Diseases 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2863—Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15182—Fan-in arrangement of the internal vias
- H01L2924/15184—Fan-in arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S439/00—Electrical connectors
- Y10S439/912—Electrical connectors with testing means
Definitions
- the present invention is related to: a commonly assigned co-pending patent application by Lin entitled, "PROCESS FOR ENHANCING BURN-IN OF COMPOSITE FLIP CHIP SEMICONDUCTOR DEVICES," Ser. No. 07/722,449, Jun. 27, 1991; and to a commonly assigned co-pending patent application, Ser. No. 07/575,751, filed on Aug. 31, 1990 by Leo Higgins III et al. entitled, "TAB TAPE TRANSLATOR FOR USE WITH SEMICONDUCTOR DEVICES.
- the present invention is related to semiconductor devices in general, and more specifically to flip chip semiconductor devices and methods of making the same.
- a flip chip semiconductor device refers to a packageless semiconductor device which is used for mounting to a substrate, such as a printed circuit (PC) board, in a die-down or chip-down position.
- a substrate such as a printed circuit (PC) board
- an active surface of a semiconductor die which is a component of the device will be facing the substrate.
- a flip chip device is mounted to a substrate by forming a plurality of conductive bumps, for example solder bumps, on an active surface of a semiconductor die and electrically coupling these bumps to a corresponding pattern of electrical terminals on a substrate.
- a common method of coupling the bumps to the terminals is by positioning the active surface of the die adjacent a surface of the substrate such that the bumps align with the electrical terminals.
- the die and substrate are subjected to a heated environment such that the bump material begins to soften or flow, thereby wetting the electrical terminals. Upon cooling, the bump material hardens and forms a metallurgical bond between the bump on the die and the electrical terminal on the substrate.
- Flip chip die can also be electrically coupled to a substrate using a combination of solder bumps and solder balls with varying compositions in order to achieve eutectic solder joints.
- An advantage in using flip chip technology is that device size can be kept to a minimum since the device does not employ a traditional package body. Furthermore, electrical connections between a semiconductor die and a substrate are confined to an area of the substrate which does not exceed the size of the die. There is no need for wire bonds or for any kind of external lead in order to couple the die to the substrate.
- Burn-in refers to tests which many semiconductor manufacturers use to screen weak devices before shipping the devices to customers.
- a common burn-in procedure is to operate the devices at elevated temperatures and high voltages to detect early device failures. Because the devices are being operated during burn-in, the device must be electrically coupled to burn-in testing equipment.
- a widely accepted burn-in set-up involves affixing a plurality of similar semiconductor devices to a burn-in test board, usually by placing each device in a pre-established test socket which is attached to the board. The board is then electrically connected to the test equipment such that a plurality of devices can be burned-in simultaneously.
- Flip chip semiconductor devices are not able to be burned-in according to the above procedure because flip chip devices cannot be used in existing test sockets.
- Conventional test sockets are designed to accommodate external device leads which flip chip devices lack.
- Most flip chip devices have solder bumps on the active surface of the die so that ordinary test sockets cannot be used for burn-in testing of the devices. For this reason, many manufacturers have chosen not to perform burn-in testing on flip chip devices. As a result, some defective flip chip devices which would otherwise be identified as early failures during burn-in are being sent to customers.
- flip chip technology Another disadvantage in using existing flip chip technology is that conductive bumps formed on an active surface of a semiconductor die often require an additional level of metallization to be formed on the die. After forming metallized bonding pads on the die, an additional metal layer is usually deposited and patterned in order to transform the bond pad configuration into a configuration which will match a substrate's electrical terminal configuration.
- flip chip devices also require at least one additional insulating layer and several masking operations. Adding processing steps in die fabrication increases the probability of creating a defect, thereby lowering device yield. Not only does the additional metal layer adversely impact device fabrication, but the presence of an additional metal layer may increase device capacitance which is undesirable.
- an underfill material helps to constrain the expansion and contraction of the die, thereby reducing the potential for open connections.
- the use of an underfill material also prohibits rework. If an underfill material is used, it is not possible to remove a defective semiconductor device from a substrate and replace the defective part with a functional part because the underfill material is typically a thermosetting material, i.e. one which is permanently rigid and cannot be softened or flowed.
- a composite flip chip semiconductor device has a single semiconductor die having an integrated circuit formed thereon and a plurality of bonding pads electrically coupled to the integrated circuit.
- the device also has an interposer having first and second surfaces and a plurality of vias extending from the first surface to the second surface.
- the first surface of the interposer has a plurality of conductive traces which are electrically coupled to the plurality of vias.
- Means for electrically coupling the plurality of bonding pads to the plurality of traces are included in the device as well as means for electrically coupling the plurality of vias to a substrate.
- FIG. 1 is a perspective view of a semiconductor die which is to be attached to an interposer in accordance with the present invention to form a composite flip chip semiconductor device.
- FIG. 2 is a top view of the semiconductor device of FIG. 1 after the semiconductor die has been positioned on the interposer.
- FIG. 3 is a bottom view of the semiconductor device of FIG. 2.
- FIG. 4 is a cross-sectional view of the semiconductor device of FIG. 2 taken along the line 4--4.
- FIG. 5 is a cross-sectional view of the semiconductor device of FIG. 2 taken along the line 5--5.
- FIG. 6 is a bottom view of an interposer of a composite flip chip semiconductor device also in accordance with another form of the present invention.
- flip chip semiconductor devices have a significant advantage in that the devices are very small, flip chip devices also have several disadvantages. As mentioned in the background discussion, flip chip devices are unable to be burned-in using existing testing equipment, require additional metallization layers and die fabrication steps which potentially degrade device yield, and cannot be reworked once attached to a substrate using an underfill material.
- the present invention overcomes each of the above drawbacks of existing flip chip devices in addition to having other advantages which will become apparent throughout the discussion.
- the present invention utilizes an interposer which is coupled to an active surface of a semiconductor die.
- the interposer has a metallization layer formed on at least one side, thereby eliminating the need for an additional metallization layer on the semiconductor die.
- the interposer can be designed to include test contacts which permit the composite semiconductor device to be burned-in individually using a test socket or simply by contacting either top-side or edge test contacts.
- Another advantage of the present invention is that the interposer can be of a material which enhances thermal and mechanical performance of the device without restricting the ability to perform rework. Because the interposer is to be attached to a substrate, as opposed to the semiconductor die being attached to the substrate, an underfill material between the interposer and the substrate will not prevent the semiconductor die from being removed. Thus a defective semiconductor die can be replaced with a functional die even after the flip chip device has been mounted to a substrate.
- FIG. 1 illustrates a perspective view of a composite flip chip semiconductor device 10 in accordance with the present invention.
- the device includes a semiconductor die 12 having a plurality of bonding pads 14 formed on a surface thereof.
- Bonding pads 14 are electrically coupled in a conventional form to an integrated circuit (not shown) which is also formed on the die.
- Bonding pads 14 are typically formed along the periphery of the semiconductor die, as illustrated, in order to maximize the number of bonding pads per die without interfering in the layout of the integrated circuit.
- Formed on each of the bonding pads 14 is a solder bump 16. Solder bumps are well known in the art as a method of coupling a flip chip semiconductor die to a substrate (not shown).
- a layer of metal is often formed on the semiconductor die, making electrical connection to the bonding pads, in order to transpose the peripheral bonding pad configuration to an array configuration.
- An array configuration of bonding pads and solder bumps is often necessary to correspond with an array of electrical terminals on a PC board or multi-layer ceramic substrate.
- the additional layer of metal increases the number of processing steps required in die fabrication and can potentially reduce device yield.
- the present invention does not require an additional layer of metallization on the semiconductor die to transform the peripheral solder bumps into an array configuration. Instead, the present invention incorporates a rigid interposer 22, as illustrated in FIG. 1, to achieve a desired terminal configuration.
- solder bumps 16 align to, and are in electrical contact with, a plurality of electrical vias 24 provided in the interposer.
- the vias may be conveniently formed in a configuration which will match an electrical terminal configuration of a substrate (not shown).
- a plurality of conductive traces 26 are provided on the interposer to electrically route the solder bump to a particular via location.
- some of the solder bumps 16 are to be coupled to terminal pads 27 formed at an end of the conductive traces rather than directly connected to vias.
- the conductive traces are routed to the appropriate vias.
- FIG. 2 illustrates a top view of semiconductor die 12 and interposer 22 after the die has been positioned on the interposer.
- FIG. 3 illustrates a configuration of solder balls 32 which correspond with the electrical via configuration of interposer 22.
- the solder balls also correspond with an electrical terminal configuration of a substrate (not shown).
- conductive traces may also be formed on the bottom surface of the interposer to electrically route the vias to the solder bumps.
- solder balls 32 may be offset from vias 24, similar to the way in which some of solder bumps 16 are offset from, and electrically routed to, vias 24 in FIG. 1.
- FIGS. 4 and 5 composite flip chip semiconductor device 10 is illustrated in cross-section in FIGS. 4 and 5 as the device might be mounted on a PC board.
- FIG. 4 is a cross-sectional view of the device taken along the line 4--4 of FIG. 2, while FIG. 5 is a cross-sectional view taken along the line 5--5.
- semiconductor die 12 is coupled to interposer 22 such that solder bumps 16 coincide with vias 24. Beneath each via is a solder ball 32 which in turn is coupled to a substrate such as PC board 34. While die 12 and interposer 22 are essentially separated by air, interposer 22 and PC board 34 are separated by an underfill material 36.
- underfill materials are commonly used between a flip chip semiconductor die and a substrate in order to restrict the thermal expansion and contraction of the die relative to the substrate.
- an underfill material can be used between interposer 22 and PC board 34. Once attached to PC board 34, interposer 22 cannot be removed; however, semiconductor die 12 can easily be removed from the interposer should any rework be necessary simply by heating and flowing solder bumps 16.
- FIG. 5 demonstrates how conductive traces 26 can be used to "fan-in" peripheral solder bumps 16 to a predetermined via or solder ball configuration.
- Solder bumps 16 around the periphery of die 12 are connected to the terminal pads of conductive traces 26 which electrically route the solder bumps to vias 24.
- the via configuration is an array configuration, as evident in FIG. 1. Vias 24 are not in the plane of the cross-sectional view of FIG. 5 and are thus shown as being hidden.
- semiconductor die 12 can be used not only as a flip chip semiconductor die, but alternatively as a conventional wire-bonded or TAB (tape automated bonding) die which typically requires peripheral bonding sites. Therefore, semiconductor die fabrication becomes a standardized process for either flip chip, wire bonded, or TAB devices.
- FIG. 5 also demonstrates that vias 24 need not be completely vertical as illustrated in FIG. 4, but may instead be kinked or otherwise slanted. Having the vias kinked requires interposer 22 to be a multi-layer material having more than one conductive layer.
- interposer 22 provides more flexibility in arranging vias and solder balls while also increasing the number of possible via and solder ball locations since metallization is not restricted to one layer.
- interposer 22 There is also an advantage in using only one conductive layer in interposer 22 which relates to ease of manufacturing.
- vias and solder balls of the interposer can be formed in a predetermined, fixed configuration which is a standard to several different semiconductor die.
- semiconductor die 12 has twenty bonding pads which respectively correspond to twenty vias on interposer 22.
- the vias are arranged in a regular array which might match a standardized electrical terminal configuration of a substrate (not shown).
- Numerous types of semiconductor die may have twenty bonding pads, but the bonding pads may not be located precisely in the same locations from die to die.
- interposer 22 can be used for each of the different die having twenty bonding pads simply by changing the metallization pattern which forms conductive traces 26. In other words, one metal layer can be changed to accommodate various bonding pad configurations while the via and solder ball configuration can remain fixed. While an interposer having multiple metal layers can also be used for each of the different bonding pad configurations, more than one of the metal layers will most likely have to be "customized" to accommodate each configuration, thereby increasing the number of manufacturing steps.
- a preferred material is one that has a coefficient of thermal expansion (CTE) which closely approximates that of a semiconductor die.
- CTE coefficient of thermal expansion
- Semiconductor die are, for the most part, formed of silicon which has a CTE of approximately 3 ppm (parts per million)/°C. Therefore, a preferred material for an interposer would be silicon since the CTE of the interposer would match that of the die.
- other materials have a CTE close to the CTE of silicon, for example the CTE of aluminum nitride is on the order of 4.5 ppm/°C.
- Other ceramics may also be suitable for use as the interposer material.
- the closely matched CTEs of the die and the interposer permit the use of rigid joints to couple the die and interposer.
- Solder is the most common material used to couple flip chip die to any kind of substrate because solder is considered to be a flexible joint which helps to absorb thermally induced stresses.
- a rigid coupling joint for example a copper joint, for improved electrical performance.
- thermal dissipation Another consideration in choosing a material for the interposer is thermal dissipation. Many semiconductor devices generate a great deal of heat during operation. Using an interposer material with good thermal dissipation properties will help remove heat from a composite flip chip device, thereby increasing device lifetime and improving reliability.
- vias and conductive traces can be formed on the interposer using known techniques. For example, screen printing or metal deposition and etching techniques can be used to form conductive traces, while etching or laser drilling can be used to form the vias.
- the vias must be electrically conductive and therefore will be filled with a conductive material.
- interposer 22 of FIG. 1 is provided with a plurality of test contacts 28 located around the interposer periphery. Test contacts 28 may also extend along the sides of the interposer, as illustrated, or may be formed only on the top surface of the interposer. Test contacts are electrically coupled to the solder bumps of die 12 by having the contacts coupled to the vias as discussed below. It should, however, be noted that there need not be a one-to-one correspondence between the test contacts and the vias, depending on the extent of testing to be performed.
- test contacts and the vias are not illustrated for sake of clarity; however, connections between the test contact and the vias can easily be made by at least two methods.
- One method is to utilize a multi-layer interposer that includes a conductive layer dedicated to coupling the test contacts to the vias.
- Another method is to form a second plurality of conductive traces on the interposer's top surface to perform the same function.
- the presence of test contacts 28 permit the use of conventional probe needles (not shown) to test the functionality of the die.
- having test contacts 28 extend at least partially along a side of the interposer allows the composite flip chip semiconductor device to be tested and burned-in in a known test socket which is capable of handling edge contacts.
- an interposer used in accordance with the present invention is an enhancement in electrical performance of a flip chip semiconductor device.
- Use of an interposer creates two additional surfaces on which circuitry or electrical components can be formed.
- FIG. 6 illustrates a bottom surface of an interposer 40 which is suitable for use in the present invention.
- interposer 40 also includes two electrical components, namely a terminal resistor 46 and a decoupling capacitor 48. The area of the interposer not occupied by solder balls, vias, or conductive traces is available for use for electrical components or may be used for additional power bussing.
- FIG. 6 also illustrates that common output signals from a device can be coupled together on the bottom of the interposer.
- terminal groupings 43 and 44 can be used in place of a plurality of solder balls to couple, for example, POWER or GROUND outputs.
- a device in accordance with the present invention can be individually burned-in by providing test contacts on an interposer which is coupled to a flip chip semiconductor die.
- the test contacts can be formed so that the contacts are compatible with a test socket or so that the contacts can be tested with conventional probe needles.
- an interposer substrate can be used to burn-in a plurality of flip chip devices simultaneously, much like conventional burn-in boards but without the need for test sockets.
- the present invention also eliminates the need for an additional metallization layer on a flip chip semiconductor die. Thus, die fabrication becomes less complicated with potentially higher yields in comparison to existing flip chip fabrication techniques.
- the additional metal layer is instead formed on an interposer, which is a much more simple fabrication than having to add the metal layer to a die.
- eliminating the additional metallization layer makes flip chip semiconductor die compatible for use as wire-bonded or TAB bonded die.
- an interposer can be used to reduce thermally induced stress in flip chip bonds and can be used to dissipate heat during device operation by choosing an appropriate interposer material.
- the use of an interposer in a flip chip semiconductor device establishes additional surfaces on which to form circuitry, buses, or other electrical components without having to increase the area of a semiconductor die.
- an interposer used the invention need not be made of silicon or aluminum nitride, instead may be of any material.
- a preferred interposer material is one which has a CTE which is similar to the CTE for the semiconductor die used in the inventive device.
- the invention is not limited to use of an interposer which transforms a peripheral bonding pad configuration into an array configuration.
- Many of the advantages set forth above may be achieved regardless of the configuration of electrical connections.
- the present invention is not limited in any way to the use of solder bumps on a semiconductor die. Any method of electrically coupling a semiconductor die to an interposer is within the scope of the present invention. Similarly, methods other than solder balls are suitable for coupling an interposer to a substrate.
- an interposer need not have test contacts in order to be beneficial, although test contacts permit individual device testing and burn-in.
- an interposer used in accordance with the present invention need not be larger than a flip chip semiconductor die, as the drawings indicate.
- an interposer used in conjunction with the invention is not limited to having conductive traces on a top surface which is opposite a semiconductor die.
- a bottom surface of the interposer, which would be opposite a substrate, may also include a plurality of conductive traces to route a plurality of vias into a desired configuration.
- an interposer used in accordance with the invention may be of a single-layer or multi-layer material.
- circuitry, buses, and electrical components other than those types specifically described or illustrated can also be formed on an interposer surface to enhance or assist in electrical device performance.
- the invention is in no way restricted to use of a particular type of semiconductor die in the device. Therefore, it is intended that this invention encompass all such variations and modifications as fall within the scope of the appended claims.
Abstract
Description
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/982,404 US5258648A (en) | 1991-06-27 | 1992-11-27 | Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US72242991A | 1991-06-27 | 1991-06-27 | |
US07/982,404 US5258648A (en) | 1991-06-27 | 1992-11-27 | Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US72242991A Continuation | 1991-03-27 | 1991-06-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
US5258648A true US5258648A (en) | 1993-11-02 |
Family
ID=27110594
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/982,404 Expired - Lifetime US5258648A (en) | 1991-06-27 | 1992-11-27 | Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery |
Country Status (1)
Country | Link |
---|---|
US (1) | US5258648A (en) |
Cited By (186)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5347162A (en) * | 1989-08-28 | 1994-09-13 | Lsi Logic Corporation | Preformed planar structures employing embedded conductors |
US5384955A (en) * | 1992-09-29 | 1995-01-31 | International Business Machines Corporation | Method for replacing IC chip package interposer |
DE4400551A1 (en) * | 1994-01-11 | 1995-07-13 | Siemens Ag | Device for reversible chip contacting |
DE4418679A1 (en) * | 1994-05-28 | 1995-11-30 | Telefunken Microelectron | Integrated circuit interconnect system for wafer test |
US5489804A (en) * | 1989-08-28 | 1996-02-06 | Lsi Logic Corporation | Flexible preformed planar structures for interposing between a chip and a substrate |
US5491303A (en) * | 1994-03-21 | 1996-02-13 | Motorola, Inc. | Surface mount interposer |
US5504035A (en) * | 1989-08-28 | 1996-04-02 | Lsi Logic Corporation | Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interposer substrate |
US5530288A (en) * | 1994-10-12 | 1996-06-25 | International Business Machines Corporation | Passive interposer including at least one passive electronic component |
US5532612A (en) * | 1994-07-19 | 1996-07-02 | Liang; Louis H. | Methods and apparatus for test and burn-in of integrated circuit devices |
US5534465A (en) * | 1995-01-10 | 1996-07-09 | At&T Corp. | Method for making multichip circuits using active semiconductor substrates |
US5610531A (en) * | 1994-01-11 | 1997-03-11 | Siemens Aktiengesellschaft | Testing method for semiconductor circuit levels |
US5621190A (en) * | 1993-12-24 | 1997-04-15 | Ngk Spark Plug Co., Ltd. | Ceramic package main body |
US5625944A (en) * | 1992-12-30 | 1997-05-06 | Interconnect Systems, Inc. | Methods for interconnecting integrated circuits |
US5672981A (en) * | 1994-09-16 | 1997-09-30 | At&T Global Information Solutions Company | Universal power interface adapter for burn-in board |
US5686764A (en) * | 1996-03-20 | 1997-11-11 | Lsi Logic Corporation | Flip chip package with reduced number of package layers |
US5691041A (en) * | 1995-09-29 | 1997-11-25 | International Business Machines Corporation | Socket for semi-permanently connecting a solder ball grid array device using a dendrite interposer |
US5731709A (en) * | 1996-01-26 | 1998-03-24 | Motorola, Inc. | Method for testing a ball grid array semiconductor device and a device for such testing |
US5751068A (en) * | 1994-09-01 | 1998-05-12 | Intel Corporation | Tape with solder forms for semiconductor devices |
US5766982A (en) * | 1996-03-07 | 1998-06-16 | Micron Technology, Inc. | Method and apparatus for underfill of bumped or raised die |
US5770889A (en) * | 1995-12-29 | 1998-06-23 | Lsi Logic Corporation | Systems having advanced pre-formed planar structures |
US5773882A (en) * | 1994-04-28 | 1998-06-30 | Kabushiki Kaisha Toshiba | Seminconductor package |
US5783867A (en) * | 1995-11-06 | 1998-07-21 | Ford Motor Company | Repairable flip-chip undercoating assembly and method and material for same |
EP0853817A1 (en) * | 1995-10-04 | 1998-07-22 | International Business Machines Corporation | Electronic package with enhanced pad design |
US5786230A (en) * | 1995-05-01 | 1998-07-28 | Motorola, Inc. | Method of fabricating multi-chip packages |
US5825628A (en) * | 1996-10-03 | 1998-10-20 | International Business Machines Corporation | Electronic package with enhanced pad design |
US5834833A (en) * | 1996-03-21 | 1998-11-10 | Nec Corporation | Electrical component having a selective cut-off conductor |
US5834799A (en) * | 1989-08-28 | 1998-11-10 | Lsi Logic | Optically transmissive preformed planar structures |
US5866442A (en) * | 1997-01-28 | 1999-02-02 | Micron Technology, Inc. | Method and apparatus for filling a gap between spaced layers of a semiconductor |
US5885855A (en) * | 1996-11-12 | 1999-03-23 | Lsi Logic Corporation | Method for distributing connection pads on a semiconductor die |
US5889327A (en) * | 1996-10-04 | 1999-03-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with a package having a plurality of bump electrodes and module with a plurality of semiconductor devices |
US5907786A (en) * | 1992-11-11 | 1999-05-25 | Mitsubishi Denki Kabushiki Kaisha | Process for manufacturing a flip-chip integrated circuit |
US5909010A (en) * | 1996-08-21 | 1999-06-01 | Nec Corporation | Chip size package |
US5915169A (en) * | 1995-12-22 | 1999-06-22 | Anam Industrial Co., Ltd. | Semiconductor chip scale package and method of producing such |
US5918363A (en) * | 1996-05-20 | 1999-07-06 | Motorola, Inc. | Method for marking functional integrated circuit chips with underfill material |
EP0942466A1 (en) * | 1997-04-11 | 1999-09-15 | Kabushiki Kaisha Toshiba | Process for manufacturing semiconductor device and semiconductor component |
US6007348A (en) * | 1996-05-07 | 1999-12-28 | Advanced Intercommunications Corporation | Solder ball terminal |
US6011313A (en) * | 1997-06-23 | 2000-01-04 | Ford Motor Company | Flip chip interconnections on electronic modules |
US6013944A (en) * | 1997-02-10 | 2000-01-11 | Fujitsu Limited | Semiconductor device in which chip electrodes are connected to terminals arranged along the periphery of an insulative board |
US6020217A (en) * | 1997-02-21 | 2000-02-01 | Daimler-Benz Aktiengesellschaft | Semiconductor devices with CSP packages and method for making them |
US6040630A (en) * | 1998-04-13 | 2000-03-21 | Harris Corporation | Integrated circuit package for flip chip with alignment preform feature and method of forming same |
US6066509A (en) * | 1998-03-12 | 2000-05-23 | Micron Technology, Inc. | Method and apparatus for underfill of bumped or raised die |
US6075710A (en) * | 1998-02-11 | 2000-06-13 | Express Packaging Systems, Inc. | Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips |
US6081429A (en) * | 1999-01-20 | 2000-06-27 | Micron Technology, Inc. | Test interposer for use with ball grid array packages assemblies and ball grid array packages including same and methods |
US6124634A (en) * | 1996-03-07 | 2000-09-26 | Micron Technology, Inc. | Micromachined chip scale package |
US6130546A (en) * | 1998-05-11 | 2000-10-10 | Lsi Logic Corporation | Area array (flip chip) probe card |
WO2001001486A1 (en) * | 1999-06-28 | 2001-01-04 | Intel Corporation | Interposer and method of making same |
US6177728B1 (en) | 1998-04-28 | 2001-01-23 | International Business Machines Corporation | Integrated circuit chip device having balanced thermal expansion |
US6191952B1 (en) | 1998-04-28 | 2001-02-20 | International Business Machines Corporation | Compliant surface layer for flip-chip electronic packages and method for forming same |
US6210182B1 (en) | 1995-06-12 | 2001-04-03 | Berg Technology, Inc. | Low cross talk and impedance controlled electrical connector |
US6219237B1 (en) | 1998-08-31 | 2001-04-17 | Micron Technology, Inc. | Structure and method for an electronic assembly |
US6236112B1 (en) * | 1998-11-05 | 2001-05-22 | Shinko Electric Industries Co., Ltd. | Semiconductor device, connecting substrate therefor, and process of manufacturing connecting substrate |
US6249136B1 (en) | 1999-06-28 | 2001-06-19 | Advanced Micro Devices, Inc. | Bottom side C4 bumps for integrated circuits |
US6258627B1 (en) * | 1999-01-19 | 2001-07-10 | International Business Machines Corporation | Underfill preform interposer for joining chip to substrate |
US6265673B1 (en) * | 1996-07-09 | 2001-07-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor element-mounting board and semiconductor device |
US6278181B1 (en) | 1999-06-28 | 2001-08-21 | Advanced Micro Devices, Inc. | Stacked multi-chip modules using C4 interconnect technology having improved thermal management |
US6281042B1 (en) * | 1998-08-31 | 2001-08-28 | Micron Technology, Inc. | Structure and method for a high performance electronic packaging assembly |
US6282100B1 (en) * | 1999-07-01 | 2001-08-28 | Agere Systems Guardian Corp. | Low cost ball grid array package |
US6285070B1 (en) * | 1995-12-22 | 2001-09-04 | Micron Technology, Inc. | Method of forming semiconductor die with integral decoupling capacitor |
US6333210B1 (en) | 2000-05-25 | 2001-12-25 | Advanced Micro Devices, Inc. | Process of ensuring detect free placement by solder coating on package pads |
US6335210B1 (en) * | 1999-12-17 | 2002-01-01 | International Business Machines Corporation | Baseplate for chip burn-in and/of testing, and method thereof |
US6351391B1 (en) * | 2000-05-15 | 2002-02-26 | International Business Machines Corporation | Signal busses on printed board structures mounting ASIC chips with signal termination resistor devices using planar signal terminating devices |
US20020030262A1 (en) * | 1999-02-08 | 2002-03-14 | Salman Akram | Multiple die stack apparatus employing T-shaped interposer elements |
US6365975B1 (en) | 1997-04-02 | 2002-04-02 | Tessera, Inc. | Chip with internal signal routing in external element |
US6392296B1 (en) | 1998-08-31 | 2002-05-21 | Micron Technology, Inc. | Silicon interposer with optical connections |
US20020060368A1 (en) * | 2000-04-06 | 2002-05-23 | Tongbi Jiang | Underfile process |
US6394819B1 (en) | 1998-10-29 | 2002-05-28 | The Whitaker Corporation | Dielectric member for absorbing thermal expansion and contraction at electrical interfaces |
US6407563B2 (en) * | 1999-03-12 | 2002-06-18 | Oki Electric Industry Co, Ltd. | Semiconductor device test apparatus |
US6420789B1 (en) | 2000-05-16 | 2002-07-16 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6435883B1 (en) * | 1997-09-24 | 2002-08-20 | Raytheon Company | High density multichip interconnect decal grid array with epoxy interconnects and transfer tape underfill |
US20030011060A1 (en) * | 2001-05-31 | 2003-01-16 | Le Binh Q. | Semiconductor die adapter and method of using |
US6525945B1 (en) * | 1999-08-20 | 2003-02-25 | International Business Machines Corporation | Method and system for wide band decoupling of integrated circuits |
US20030038376A1 (en) * | 2001-08-21 | 2003-02-27 | Bolken Todd O. | Semiconductor die packages with standard ball grid array footprint and method for assembling the same |
US6531763B1 (en) | 2000-08-15 | 2003-03-11 | Micron Technology, Inc. | Interposers having encapsulant fill control features |
US6540527B1 (en) * | 2000-04-28 | 2003-04-01 | Unisys Corporation | Method and adapter for reworking a circuit containing an LGA device |
US6541365B2 (en) * | 1999-08-31 | 2003-04-01 | Ibm | Insulating interposer between two electronic components and process thereof |
US6551114B2 (en) * | 2001-02-20 | 2003-04-22 | Advanced Micro Devices, Inc. | Semiconductor device having signal contacts and high current power contacts |
US6555469B1 (en) | 1998-03-20 | 2003-04-29 | Microcsp, Inc. | Chip scale packages |
US6563192B1 (en) | 1995-12-22 | 2003-05-13 | Micron Technology, Inc. | Semiconductor die with integral decoupling capacitor |
US6565364B1 (en) * | 1998-12-23 | 2003-05-20 | Mirae Corporation | Wafer formed with CSP device and test socket of BGA device |
US20030111738A1 (en) * | 2001-12-19 | 2003-06-19 | Buschbom Milton Lee | Power/ground ring substrate for integrated circuits |
US6586835B1 (en) * | 1998-08-31 | 2003-07-01 | Micron Technology, Inc. | Compact system module with built-in thermoelectric cooling |
US6593644B2 (en) * | 2001-04-19 | 2003-07-15 | International Business Machines Corporation | System of a package fabricated on a semiconductor or dielectric wafer with wiring on one face, vias extending through the wafer, and external connections on the opposing face |
US20030132776A1 (en) * | 1998-10-05 | 2003-07-17 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
WO2003060985A1 (en) * | 2002-01-11 | 2003-07-24 | Motorola, Inc., A Corporation Of The State Of Delaware | Semiconductor package device and method |
WO2003085703A2 (en) * | 2002-04-09 | 2003-10-16 | Infineon Technologies Ag | Electronic component having at least one semiconductor chip and flip-chip contacts, and method for the production thereof |
US6670700B1 (en) * | 1999-08-19 | 2003-12-30 | Seiko Epson Corporation | Interconnect substrate and semiconductor device electronic instrument |
US6686268B2 (en) * | 1998-04-06 | 2004-02-03 | Micron Technology, Inc. | Method of forming overmolded chip scale package and resulting product |
US6710610B1 (en) * | 1998-09-29 | 2004-03-23 | Hitachi, Ltd. | Socket for testing of semiconductor device, and semiconductor device and method of manufacturing the semiconductor device |
US6737887B2 (en) | 1999-02-09 | 2004-05-18 | Micron Technology, Inc. | Current mode signal interconnects and CMOS amplifier |
US6753208B1 (en) | 1998-03-20 | 2004-06-22 | Mcsp, Llc | Wafer scale method of packaging integrated circuit die |
US20040169277A1 (en) * | 1998-07-01 | 2004-09-02 | Fujitsu Limted | Multileveled printed circuit board unit including substrate interposed between stacked bumps |
US20040173914A1 (en) * | 2003-03-06 | 2004-09-09 | Takashi Kurihara | Semiconductor device |
US20040178484A1 (en) * | 2003-03-14 | 2004-09-16 | General Electric Company | Interposer, interposer package and device assembly employing the same |
US20040188859A1 (en) * | 2003-03-25 | 2004-09-30 | Intel Corporation | Filler compositions, apparatus, systems, and processes |
US6815961B2 (en) | 1999-07-28 | 2004-11-09 | Nanonexus, Inc. | Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies |
US6838763B2 (en) * | 1997-08-22 | 2005-01-04 | Micron Technology, Inc. | Wireless communications system employing a chip carrier |
US6838758B1 (en) | 2000-05-10 | 2005-01-04 | Advanced Micro Devices, Inc. | Package and method for making an underfilled integrated circuit |
US20050003171A1 (en) * | 2003-02-06 | 2005-01-06 | R-Tec Corporation | Plated via interposer |
US20050010395A1 (en) * | 2003-07-08 | 2005-01-13 | Industrial Technology Research Institute | Scale factor based bit shifting in fine granularity scalability audio coding |
US20050059269A1 (en) * | 2003-09-16 | 2005-03-17 | Sang-Ho Kim | Connector and image sensor module using the same |
US20050086037A1 (en) * | 2003-09-29 | 2005-04-21 | Pauley Robert S. | Memory device load simulator |
US20050109535A1 (en) * | 2003-11-25 | 2005-05-26 | International Business Machines Corporation | High performance chip carrier substrate |
US20050136558A1 (en) * | 2003-12-18 | 2005-06-23 | Wang James J. | Stacked semiconductor device assembly and method for forming |
US20050191770A1 (en) * | 2004-02-27 | 2005-09-01 | Schieck Brian S. | Flip chip semiconductor die internal signal access system and method |
US6939747B1 (en) * | 1999-02-08 | 2005-09-06 | Megic Corporation | Multiple selectable function integrated circuit module |
US6939173B1 (en) * | 1995-06-12 | 2005-09-06 | Fci Americas Technology, Inc. | Low cross talk and impedance controlled electrical connector with solder masses |
US20060046321A1 (en) * | 2004-08-27 | 2006-03-02 | Hewlett-Packard Development Company, L.P. | Underfill injection mold |
US20060043477A1 (en) * | 2002-11-11 | 2006-03-02 | Salman Akram | Interposers for chip-scale packages and intermediates thereof |
US7009412B2 (en) | 1999-05-27 | 2006-03-07 | Nanonexus, Inc. | Massively parallel interface for electronic circuit |
US20060084250A1 (en) * | 1996-12-12 | 2006-04-20 | Tessera, Inc. | Methods of making microelectronic packages with conductive elastomeric posts |
US20060115637A1 (en) * | 2003-10-06 | 2006-06-01 | Masanori Hongo | Multilayer ceramic substrate and its manufacturing method |
US20060128069A1 (en) * | 2004-12-10 | 2006-06-15 | Phoenix Precision Technology Corporation | Package structure with embedded chip and method for fabricating the same |
US7088002B2 (en) * | 2000-12-18 | 2006-08-08 | Intel Corporation | Interconnect |
US20060181300A1 (en) * | 2005-02-16 | 2006-08-17 | Bjorn Flach | Method for testing a circuit unit and test apparatus |
US20060180924A1 (en) * | 2004-11-12 | 2006-08-17 | Andry Paul S | Apparatus and methods for cooling semiconductor integrated circuit chip packages |
US7101770B2 (en) | 2002-01-30 | 2006-09-05 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US20070045818A1 (en) * | 2005-08-25 | 2007-03-01 | Kuan Lee C | Land grid array semiconductor device packages, assemblies including same, and methods of fabrication |
US7205181B1 (en) | 1998-03-20 | 2007-04-17 | Mcsp, Llc | Method of forming hermetic wafer scale integrated circuit structure |
US20070115645A1 (en) * | 2001-08-17 | 2007-05-24 | Jacobsen Jeffrey J | Apparatuses and methods for forming wireless RF labels |
US7235457B2 (en) | 2002-03-13 | 2007-06-26 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
US20070166880A1 (en) * | 2005-08-25 | 2007-07-19 | Corisis David J | Methods of fabrication of lead frame-based semiconductor device packages incorporating at least one land grid array package |
US7247035B2 (en) | 2000-06-20 | 2007-07-24 | Nanonexus, Inc. | Enhanced stress metal spring contactor |
US7271491B1 (en) * | 2000-08-31 | 2007-09-18 | Micron Technology, Inc. | Carrier for wafer-scale package and wafer-scale package including the carrier |
US20070231964A1 (en) * | 2002-03-04 | 2007-10-04 | Micron Technology, Inc. | Methods of forming semiconductor assemblies |
US20070238324A1 (en) * | 2006-04-07 | 2007-10-11 | Lotes Co., Ltd. | Electrical connector |
US20070241443A1 (en) * | 2006-04-13 | 2007-10-18 | Inapac Technology, Inc. | Isolating electric paths in semiconductor device packages |
US20080001618A1 (en) * | 2004-08-06 | 2008-01-03 | King Marc E | In-process system level test before surface mount |
US20080042258A1 (en) * | 2003-05-30 | 2008-02-21 | Shinko Electric Industries Co., Ltd. | Package for semiconductor devices |
US7349223B2 (en) | 2000-05-23 | 2008-03-25 | Nanonexus, Inc. | Enhanced compliant probe card systems having improved planarity |
US7382142B2 (en) | 2000-05-23 | 2008-06-03 | Nanonexus, Inc. | High density interconnect system having rapid fabrication cycle |
US20080237890A1 (en) * | 2004-05-21 | 2008-10-02 | Masamoto Tago | Semiconductor Device and Wiring Board |
US20090002963A1 (en) * | 2007-06-27 | 2009-01-01 | Cooney Robert C | Method of attaching die to circuit board with an intermediate interposer |
US20090079454A1 (en) * | 2006-08-04 | 2009-03-26 | John Ulrich Knickerbocker | Method of testing using a temporary chip attach carrier |
US20090125290A1 (en) * | 2007-11-08 | 2009-05-14 | Prosenjit Chatterjee | Automatic verification of device models |
US7554829B2 (en) | 1999-07-30 | 2009-06-30 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US20090210759A1 (en) * | 2008-02-14 | 2009-08-20 | Nvidia Corporation | Scalable Scan-Based Test Architecture With Reduced Test Time And Test Power |
US7579848B2 (en) | 2000-05-23 | 2009-08-25 | Nanonexus, Inc. | High density interconnect system for IC packages and interconnect assemblies |
US20090282143A1 (en) * | 2008-05-06 | 2009-11-12 | Nvidia Corporation | Testing operation of processors setup to operate in different modes |
US7675151B1 (en) * | 2005-06-01 | 2010-03-09 | Rockwell Collins, Inc. | Silicon-based packaging for electronic devices |
US20100101848A1 (en) * | 2008-10-24 | 2010-04-29 | Fujitsu Limited | Substrate unit, information processor and method of manufacturing substrate unit |
US20100131910A1 (en) * | 2008-11-24 | 2010-05-27 | Nvidia Corporation | Simulating Scan Tests with Reduced Resources |
US20100133534A1 (en) * | 2008-12-03 | 2010-06-03 | Byung Tai Do | Integrated circuit packaging system with interposer and flip chip and method of manufacture thereof |
US20100207651A1 (en) * | 2009-02-18 | 2010-08-19 | Teradyne, Inc. | Test access component for automatic testing of circuit assemblies |
US20100244024A1 (en) * | 2009-03-25 | 2010-09-30 | Byung Tai Do | Integrated circuit packaging system with interposer and method of manufacture thereof |
US20100301469A1 (en) * | 2009-05-27 | 2010-12-02 | A Leam Choi | Integrated circuit packaging system with interposer interconnections and method of manufacture thereof |
US20110016352A1 (en) * | 2008-04-09 | 2011-01-20 | Rambus Inc. | Programmable memory repair scheme |
US20110037157A1 (en) * | 2009-08-17 | 2011-02-17 | Shin Hangil | Integrated circuit packaging system with package-on-package and method of manufacture thereof |
US7902648B2 (en) | 2002-03-04 | 2011-03-08 | Micron Technology, Inc. | Interposer configured to reduce the profiles of semiconductor device assemblies, packages including the same, and methods |
US7915718B2 (en) * | 2002-03-04 | 2011-03-29 | Micron Technology, Inc. | Apparatus for flip-chip packaging providing testing capability |
US7952373B2 (en) | 2000-05-23 | 2011-05-31 | Verigy (Singapore) Pte. Ltd. | Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies |
US8106516B1 (en) * | 2003-08-26 | 2012-01-31 | Volterra Semiconductor Corporation | Wafer-level chip scale package |
US20120074558A1 (en) * | 2010-09-29 | 2012-03-29 | Mao Bang Electronic Co., Ltd. | Circuit Board Packaged with Die through Surface Mount Technology |
US8167630B2 (en) | 1996-10-10 | 2012-05-01 | Fci Americas Technology Llc | High density connector and method of manufacture |
US20120228017A1 (en) * | 2011-03-07 | 2012-09-13 | Ngk Spark Plug Co., Ltd. | Wiring board for electronic parts inspecting device and its manufacturing method |
US8286046B2 (en) | 2001-09-28 | 2012-10-09 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US20130032889A1 (en) * | 2009-03-13 | 2013-02-07 | Advance Semiconductor Engineering, Inc. | Silicon Chip Having Through Via and Method for Making the Same |
WO2012107782A3 (en) * | 2011-02-11 | 2013-06-13 | Teraview Limited | Reflectometer test device for integrated circuits |
US20140042604A1 (en) * | 2012-08-10 | 2014-02-13 | Samsung Electro-Mechanics Co., Ltd. | Three-dimensional (3d) semiconductor package |
US20140055159A1 (en) * | 2012-02-21 | 2014-02-27 | Nexus Technology | Interposer with Edge Probe Points |
US8669633B2 (en) | 2010-07-28 | 2014-03-11 | Teledyne Dalsa, Inc. | Packaged device with an image sensor aligned to a faceplate using fiducial marks and connection bodies registered thereto |
US20140084955A1 (en) * | 2012-09-21 | 2014-03-27 | Chunghwa Precision Test Tech Co., Ltd. | Fine pitch interposer structure |
US8698306B2 (en) | 2010-05-20 | 2014-04-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate contact opening |
US8717052B2 (en) | 2002-11-27 | 2014-05-06 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
TWI449934B (en) * | 2010-12-16 | 2014-08-21 | Hon Hai Prec Ind Co Ltd | Testing device |
US20140306333A1 (en) * | 2013-04-11 | 2014-10-16 | Ubotic Company Limited | Cavity package with die attach pad |
US9153508B2 (en) | 2011-08-17 | 2015-10-06 | Rambus Inc. | Multi-chip package and interposer with signal line compression |
US9170274B2 (en) | 2011-03-07 | 2015-10-27 | Ngk Spark Plug Co., Ltd. | Wiring board for electronic parts inspecting device and its manufacturing method |
US20160027725A1 (en) * | 2014-07-25 | 2016-01-28 | Ibiden Co., Ltd. | Multilayer wiring board and method for manufacturing same |
US20160172293A1 (en) * | 2012-02-21 | 2016-06-16 | Robert C. Shelsky | Interposer with signal-conditioned edge probe points |
US9524938B2 (en) | 2007-05-04 | 2016-12-20 | STATS ChipPAC Pte. Ltd. | Package-in-package using through-hole via die on saw streets |
US20160372397A1 (en) * | 2014-12-19 | 2016-12-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor package |
US9570196B2 (en) | 2011-09-01 | 2017-02-14 | Rambus Inc. | Testing through-silicon-vias |
US20170172388A1 (en) * | 2015-12-21 | 2017-06-22 | Sony Olympus Medical Solutions Inc. | Endoscopic device |
US20170200685A1 (en) * | 2015-09-17 | 2017-07-13 | Intel Corporation | Microelectronic package debug access ports and methods of fabricating the same |
US9847248B2 (en) | 2006-04-11 | 2017-12-19 | Rambus Inc. | Method of making a stacked device assembly |
US9847253B2 (en) | 2007-05-04 | 2017-12-19 | STATS ChipPAC Pte. Ltd. | Package-on-package using through-hole via die on saw streets |
US20180019194A1 (en) * | 2016-07-14 | 2018-01-18 | Semtech Corporation | Low Parasitic Surface Mount Circuit Over Wirebond IC |
US9892985B2 (en) | 2016-07-18 | 2018-02-13 | Nanya Technology Corporation | Semiconductor device and method for manufacturing the same |
US9893016B2 (en) | 2014-10-10 | 2018-02-13 | Ibiden Co., Ltd. | Multilayer wiring board having wiring structure for mounting multiple electronic components and method for manufacturing the same |
US20180047664A1 (en) * | 2016-08-15 | 2018-02-15 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of manufacturing semiconductor device |
US10026723B2 (en) * | 2016-01-04 | 2018-07-17 | Infinera Corporation | Photonic integrated circuit package |
US10964659B2 (en) | 2013-11-18 | 2021-03-30 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device |
US10993325B2 (en) | 2019-07-31 | 2021-04-27 | Abb Power Electronics Inc. | Interposer printed circuit boards for power modules |
US11490517B2 (en) | 2019-07-31 | 2022-11-01 | ABB Power Electronics, Inc. | Interposer printed circuit boards for power modules |
US20230140738A1 (en) * | 2021-10-30 | 2023-05-04 | Raymond Won Bae | Microelectronic test and package interface substrates, devices, and methods of manufacture thereof alignment improvement of interconnect on buildup redistribution layers |
US11694936B2 (en) | 2020-09-09 | 2023-07-04 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4074342A (en) * | 1974-12-20 | 1978-02-14 | International Business Machines Corporation | Electrical package for lsi devices and assembly process therefor |
US4202007A (en) * | 1978-06-23 | 1980-05-06 | International Business Machines Corporation | Multi-layer dielectric planar structure having an internal conductor pattern characterized with opposite terminations disposed at a common edge surface of the layers |
US4825284A (en) * | 1985-12-11 | 1989-04-25 | Hitachi, Ltd. | Semiconductor resin package structure |
US4893174A (en) * | 1985-07-08 | 1990-01-09 | Hitachi, Ltd. | High density integration of semiconductor circuit |
US4954878A (en) * | 1989-06-29 | 1990-09-04 | Digital Equipment Corp. | Method of packaging and powering integrated circuit chips and the chip assembly formed thereby |
-
1992
- 1992-11-27 US US07/982,404 patent/US5258648A/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4074342A (en) * | 1974-12-20 | 1978-02-14 | International Business Machines Corporation | Electrical package for lsi devices and assembly process therefor |
US4202007A (en) * | 1978-06-23 | 1980-05-06 | International Business Machines Corporation | Multi-layer dielectric planar structure having an internal conductor pattern characterized with opposite terminations disposed at a common edge surface of the layers |
US4893174A (en) * | 1985-07-08 | 1990-01-09 | Hitachi, Ltd. | High density integration of semiconductor circuit |
US4825284A (en) * | 1985-12-11 | 1989-04-25 | Hitachi, Ltd. | Semiconductor resin package structure |
US4954878A (en) * | 1989-06-29 | 1990-09-04 | Digital Equipment Corp. | Method of packaging and powering integrated circuit chips and the chip assembly formed thereby |
Cited By (414)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410805A (en) * | 1989-08-28 | 1995-05-02 | Lsi Logic Corporation | Method and apparatus for isolation of flux materials in "flip-chip" manufacturing |
US5489804A (en) * | 1989-08-28 | 1996-02-06 | Lsi Logic Corporation | Flexible preformed planar structures for interposing between a chip and a substrate |
US5504035A (en) * | 1989-08-28 | 1996-04-02 | Lsi Logic Corporation | Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interposer substrate |
US5834799A (en) * | 1989-08-28 | 1998-11-10 | Lsi Logic | Optically transmissive preformed planar structures |
US5347162A (en) * | 1989-08-28 | 1994-09-13 | Lsi Logic Corporation | Preformed planar structures employing embedded conductors |
US5384955A (en) * | 1992-09-29 | 1995-01-31 | International Business Machines Corporation | Method for replacing IC chip package interposer |
US6204566B1 (en) | 1992-11-11 | 2001-03-20 | Mitsubishi Denki Kabushiki Kaisha | Resin encapsulated electrode structure of a semiconductor device, mounted semiconductor devices, and semiconductor wafer including multiple electrode structures |
US6284554B1 (en) | 1992-11-11 | 2001-09-04 | Mitsubishi Denki Kabushiki Kaisha | Process for manufacturing a flip-chip integrated circuit |
US6469397B2 (en) * | 1992-11-11 | 2002-10-22 | Mitsubishi Denki Kabushiki Kaisha | Resin encapsulated electrode structure of a semiconductor device, mounted semiconductor devices, and semiconductor wafer including multiple electrode structures |
US5907786A (en) * | 1992-11-11 | 1999-05-25 | Mitsubishi Denki Kabushiki Kaisha | Process for manufacturing a flip-chip integrated circuit |
US5625944A (en) * | 1992-12-30 | 1997-05-06 | Interconnect Systems, Inc. | Methods for interconnecting integrated circuits |
US5712768A (en) * | 1992-12-30 | 1998-01-27 | Interconnect Systems, Inc. | Space-saving assemblies for connecting integrated circuits to circuit boards |
US5621190A (en) * | 1993-12-24 | 1997-04-15 | Ngk Spark Plug Co., Ltd. | Ceramic package main body |
US5822851A (en) * | 1993-12-24 | 1998-10-20 | Ngk Spark Plug Co., Ltd. | Method of producing a ceramic package main body |
US6077728A (en) * | 1993-12-24 | 2000-06-20 | Ngk Spark Plug Co., Ltd. | Method of producing a ceramic package main body |
US5610531A (en) * | 1994-01-11 | 1997-03-11 | Siemens Aktiengesellschaft | Testing method for semiconductor circuit levels |
US5969534A (en) * | 1994-01-11 | 1999-10-19 | Siemens Aktiengesellschaft | Semiconductor testing apparatus |
DE4400551A1 (en) * | 1994-01-11 | 1995-07-13 | Siemens Ag | Device for reversible chip contacting |
US5491303A (en) * | 1994-03-21 | 1996-02-13 | Motorola, Inc. | Surface mount interposer |
US5773882A (en) * | 1994-04-28 | 1998-06-30 | Kabushiki Kaisha Toshiba | Seminconductor package |
DE4418679A1 (en) * | 1994-05-28 | 1995-11-30 | Telefunken Microelectron | Integrated circuit interconnect system for wafer test |
US5532612A (en) * | 1994-07-19 | 1996-07-02 | Liang; Louis H. | Methods and apparatus for test and burn-in of integrated circuit devices |
US5751068A (en) * | 1994-09-01 | 1998-05-12 | Intel Corporation | Tape with solder forms for semiconductor devices |
US5672981A (en) * | 1994-09-16 | 1997-09-30 | At&T Global Information Solutions Company | Universal power interface adapter for burn-in board |
US5530288A (en) * | 1994-10-12 | 1996-06-25 | International Business Machines Corporation | Passive interposer including at least one passive electronic component |
US5770476A (en) * | 1994-10-12 | 1998-06-23 | International Business Machines Corporation | Passive interposer including at least one passive electronic component |
US5534465A (en) * | 1995-01-10 | 1996-07-09 | At&T Corp. | Method for making multichip circuits using active semiconductor substrates |
US5786230A (en) * | 1995-05-01 | 1998-07-28 | Motorola, Inc. | Method of fabricating multi-chip packages |
US6939173B1 (en) * | 1995-06-12 | 2005-09-06 | Fci Americas Technology, Inc. | Low cross talk and impedance controlled electrical connector with solder masses |
US6210182B1 (en) | 1995-06-12 | 2001-04-03 | Berg Technology, Inc. | Low cross talk and impedance controlled electrical connector |
US5770891A (en) * | 1995-09-29 | 1998-06-23 | International Business Machines Corporation | Socket for semi-permanently connecting a solder ball grid array device using a dendrite interposer |
US5691041A (en) * | 1995-09-29 | 1997-11-25 | International Business Machines Corporation | Socket for semi-permanently connecting a solder ball grid array device using a dendrite interposer |
EP0853817A1 (en) * | 1995-10-04 | 1998-07-22 | International Business Machines Corporation | Electronic package with enhanced pad design |
US5783867A (en) * | 1995-11-06 | 1998-07-21 | Ford Motor Company | Repairable flip-chip undercoating assembly and method and material for same |
US6285070B1 (en) * | 1995-12-22 | 2001-09-04 | Micron Technology, Inc. | Method of forming semiconductor die with integral decoupling capacitor |
US5915169A (en) * | 1995-12-22 | 1999-06-22 | Anam Industrial Co., Ltd. | Semiconductor chip scale package and method of producing such |
US6563192B1 (en) | 1995-12-22 | 2003-05-13 | Micron Technology, Inc. | Semiconductor die with integral decoupling capacitor |
US5770889A (en) * | 1995-12-29 | 1998-06-23 | Lsi Logic Corporation | Systems having advanced pre-formed planar structures |
US5731709A (en) * | 1996-01-26 | 1998-03-24 | Motorola, Inc. | Method for testing a ball grid array semiconductor device and a device for such testing |
US6376918B1 (en) | 1996-03-07 | 2002-04-23 | Micron Technology, Inc. | Underfill of a bumped or raised die utilizing a barrier adjacent to the side wall of slip chip |
US6407451B2 (en) | 1996-03-07 | 2002-06-18 | Micron Technology, Inc. | Micromachined chip scale package |
US20020185748A1 (en) * | 1996-03-07 | 2002-12-12 | Salman Akram | Underfill of a bumped or raised die utilizing a barrier adjacent to the side wall of flip chip |
US5973404A (en) * | 1996-03-07 | 1999-10-26 | Micron Technology, Inc. | Underfill of bumped or raised die using a barrier adjacent to the sidewall of semiconductor device |
US6124634A (en) * | 1996-03-07 | 2000-09-26 | Micron Technology, Inc. | Micromachined chip scale package |
US6207548B1 (en) * | 1996-03-07 | 2001-03-27 | Micron Technology, Inc. | Method for fabricating a micromachined chip scale package |
US6455933B1 (en) | 1996-03-07 | 2002-09-24 | Micron Technology, Inc. | Underfill of a bumped or raised die utilizing a barrier adjacent to the side wall of flip chip |
US6815817B2 (en) | 1996-03-07 | 2004-11-09 | Micron Technology, Inc. | Underfill of a bumped or raised die utilizing barrier adjacent to the side wall of a flip-chip |
US6358833B1 (en) | 1996-03-07 | 2002-03-19 | Micron Technology, Inc. | Method of fabricating a micromachined chip scale package |
US5766982A (en) * | 1996-03-07 | 1998-06-16 | Micron Technology, Inc. | Method and apparatus for underfill of bumped or raised die |
US6214635B1 (en) | 1996-03-07 | 2001-04-10 | Micron Technology, Inc. | Method and apparatus for underfill of bumped or raised die |
US6194243B1 (en) | 1996-03-07 | 2001-02-27 | Micron Technology, Inc. | Method of production an underfill of a bumped or raised die using a barrier adjacent to the sidewall of a semiconductor device |
US5686764A (en) * | 1996-03-20 | 1997-11-11 | Lsi Logic Corporation | Flip chip package with reduced number of package layers |
US5834833A (en) * | 1996-03-21 | 1998-11-10 | Nec Corporation | Electrical component having a selective cut-off conductor |
US6007348A (en) * | 1996-05-07 | 1999-12-28 | Advanced Intercommunications Corporation | Solder ball terminal |
US6325280B1 (en) | 1996-05-07 | 2001-12-04 | Advanced Interconnections Corporation | Solder ball terminal |
US5918363A (en) * | 1996-05-20 | 1999-07-06 | Motorola, Inc. | Method for marking functional integrated circuit chips with underfill material |
US6265673B1 (en) * | 1996-07-09 | 2001-07-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor element-mounting board and semiconductor device |
US20040158979A1 (en) * | 1996-07-09 | 2004-08-19 | Takaaki Higashida | Method of manufacturing a semiconductor element-mounting board |
US7036221B2 (en) | 1996-07-09 | 2006-05-02 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing a semiconductor element-mounting board |
US5909010A (en) * | 1996-08-21 | 1999-06-01 | Nec Corporation | Chip size package |
US5825628A (en) * | 1996-10-03 | 1998-10-20 | International Business Machines Corporation | Electronic package with enhanced pad design |
US5889327A (en) * | 1996-10-04 | 1999-03-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with a package having a plurality of bump electrodes and module with a plurality of semiconductor devices |
US8167630B2 (en) | 1996-10-10 | 2012-05-01 | Fci Americas Technology Llc | High density connector and method of manufacture |
US5885855A (en) * | 1996-11-12 | 1999-03-23 | Lsi Logic Corporation | Method for distributing connection pads on a semiconductor die |
US5952726A (en) * | 1996-11-12 | 1999-09-14 | Lsi Logic Corporation | Flip chip bump distribution on die |
US7276400B2 (en) | 1996-12-12 | 2007-10-02 | Tessera, Inc. | Methods of making microelectronic packages with conductive elastomeric posts |
US20060084250A1 (en) * | 1996-12-12 | 2006-04-20 | Tessera, Inc. | Methods of making microelectronic packages with conductive elastomeric posts |
US6443720B1 (en) | 1997-01-28 | 2002-09-03 | Micron Technology, Inc. | Apparatus for filling a gap between spaced layers of a semiconductor |
US6232145B1 (en) | 1997-01-28 | 2001-05-15 | Micron Technology, Inc. | Method and apparatus for filling a gap between spaced layers of a semiconductor |
US5866442A (en) * | 1997-01-28 | 1999-02-02 | Micron Technology, Inc. | Method and apparatus for filling a gap between spaced layers of a semiconductor |
US6706555B2 (en) | 1997-01-28 | 2004-03-16 | Micron Technology, Inc. | Method for filling a gap between spaced layers of a semiconductor |
US6124643A (en) * | 1997-01-28 | 2000-09-26 | Micron Technology, Inc. | Device assembly facilitating gap filling between spaced layers of semiconductor substrates |
US6685454B2 (en) | 1997-01-28 | 2004-02-03 | Micron Technology, Inc. | Apparatus for filling a gap between spaced layers of a semiconductor |
US6179598B1 (en) | 1997-01-28 | 2001-01-30 | Micron Technology, Inc. | Apparatus for filling a gap between spaced layers of a semiconductor |
US6325606B1 (en) | 1997-01-28 | 2001-12-04 | Micron Technology, Inc. | Apparatus for filling a gap between spaced layers of a semiconductor |
US6455349B2 (en) * | 1997-01-28 | 2002-09-24 | Micron Technology, Inc. | Method and apparatus for filling a gap between spaced layers of a semiconductor |
US6013944A (en) * | 1997-02-10 | 2000-01-11 | Fujitsu Limited | Semiconductor device in which chip electrodes are connected to terminals arranged along the periphery of an insulative board |
US6020217A (en) * | 1997-02-21 | 2000-02-01 | Daimler-Benz Aktiengesellschaft | Semiconductor devices with CSP packages and method for making them |
US6365975B1 (en) | 1997-04-02 | 2002-04-02 | Tessera, Inc. | Chip with internal signal routing in external element |
EP0942466A1 (en) * | 1997-04-11 | 1999-09-15 | Kabushiki Kaisha Toshiba | Process for manufacturing semiconductor device and semiconductor component |
EP0942466A4 (en) * | 1997-04-11 | 2003-01-02 | Toshiba Kk | Process for manufacturing semiconductor device and semiconductor component |
US6011313A (en) * | 1997-06-23 | 2000-01-04 | Ford Motor Company | Flip chip interconnections on electronic modules |
US6250541B1 (en) | 1997-06-23 | 2001-06-26 | Visteon Global Technologies, Inc. | Method of forming interconnections on electronic modules |
US6082610A (en) * | 1997-06-23 | 2000-07-04 | Ford Motor Company | Method of forming interconnections on electronic modules |
US6838763B2 (en) * | 1997-08-22 | 2005-01-04 | Micron Technology, Inc. | Wireless communications system employing a chip carrier |
US6435883B1 (en) * | 1997-09-24 | 2002-08-20 | Raytheon Company | High density multichip interconnect decal grid array with epoxy interconnects and transfer tape underfill |
US6075710A (en) * | 1998-02-11 | 2000-06-13 | Express Packaging Systems, Inc. | Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips |
US6066509A (en) * | 1998-03-12 | 2000-05-23 | Micron Technology, Inc. | Method and apparatus for underfill of bumped or raised die |
US7205635B1 (en) | 1998-03-20 | 2007-04-17 | Mcsp, Llc | Hermetic wafer scale integrated circuit structure |
US6555469B1 (en) | 1998-03-20 | 2003-04-29 | Microcsp, Inc. | Chip scale packages |
US7205181B1 (en) | 1998-03-20 | 2007-04-17 | Mcsp, Llc | Method of forming hermetic wafer scale integrated circuit structure |
US6753208B1 (en) | 1998-03-20 | 2004-06-22 | Mcsp, Llc | Wafer scale method of packaging integrated circuit die |
US6982475B1 (en) | 1998-03-20 | 2006-01-03 | Mcsp, Llc | Hermetic wafer scale integrated circuit structure |
US7215025B1 (en) * | 1998-03-20 | 2007-05-08 | Mcsp, Llc | Wafer scale semiconductor structure |
US6780669B2 (en) | 1998-04-06 | 2004-08-24 | Micron Technology, Inc. | Method of forming overmolded chip scale package and resulting product |
US6686268B2 (en) * | 1998-04-06 | 2004-02-03 | Micron Technology, Inc. | Method of forming overmolded chip scale package and resulting product |
US6040630A (en) * | 1998-04-13 | 2000-03-21 | Harris Corporation | Integrated circuit package for flip chip with alignment preform feature and method of forming same |
US6204163B1 (en) | 1998-04-13 | 2001-03-20 | Harris Corporation | Integrated circuit package for flip chip with alignment preform feature and method of forming same |
US6177728B1 (en) | 1998-04-28 | 2001-01-23 | International Business Machines Corporation | Integrated circuit chip device having balanced thermal expansion |
US6569711B1 (en) | 1998-04-28 | 2003-05-27 | International Business Machines Corporation | Methods and apparatus for balancing differences in thermal expansion in electronic packaging |
US6191952B1 (en) | 1998-04-28 | 2001-02-20 | International Business Machines Corporation | Compliant surface layer for flip-chip electronic packages and method for forming same |
US6130546A (en) * | 1998-05-11 | 2000-10-10 | Lsi Logic Corporation | Area array (flip chip) probe card |
US8089775B2 (en) | 1998-07-01 | 2012-01-03 | Fujitsu Limited | Multileveled printed circuit board unit including substrate interposed between stacked bumps |
US20090178835A1 (en) * | 1998-07-01 | 2009-07-16 | Fujitsu Limited | Multileveled printed circuit board unit including substrate interposed between stacked bumps |
US7489518B2 (en) * | 1998-07-01 | 2009-02-10 | Fujitsu Limited | Multileveled printed circuit board unit including substrate interposed between stacked bumps |
US20040169277A1 (en) * | 1998-07-01 | 2004-09-02 | Fujitsu Limted | Multileveled printed circuit board unit including substrate interposed between stacked bumps |
US20040084781A1 (en) * | 1998-08-31 | 2004-05-06 | Micron Technology, Inc. | Compact system module with built-in thermoelectric cooling |
US6392296B1 (en) | 1998-08-31 | 2002-05-21 | Micron Technology, Inc. | Silicon interposer with optical connections |
US6821802B2 (en) | 1998-08-31 | 2004-11-23 | Micron Technology, Inc. | Silicon interposer with optical connections |
US6281042B1 (en) * | 1998-08-31 | 2001-08-28 | Micron Technology, Inc. | Structure and method for a high performance electronic packaging assembly |
US20060128059A1 (en) * | 1998-08-31 | 2006-06-15 | Micron Technology, Inc. | Compact system module with built-in thermoelectric cooling |
US6496370B2 (en) | 1998-08-31 | 2002-12-17 | Micron Technology, Inc. | Structure and method for an electronic assembly |
US6219237B1 (en) | 1998-08-31 | 2001-04-17 | Micron Technology, Inc. | Structure and method for an electronic assembly |
US7022553B2 (en) * | 1998-08-31 | 2006-04-04 | Micron Technology, Inc. | Compact system module with built-in thermoelectric cooling |
US6570248B1 (en) * | 1998-08-31 | 2003-05-27 | Micron Technology, Inc. | Structure and method for a high-performance electronic packaging assembly |
US6586835B1 (en) * | 1998-08-31 | 2003-07-01 | Micron Technology, Inc. | Compact system module with built-in thermoelectric cooling |
US6710610B1 (en) * | 1998-09-29 | 2004-03-23 | Hitachi, Ltd. | Socket for testing of semiconductor device, and semiconductor device and method of manufacturing the semiconductor device |
US20040263195A1 (en) * | 1998-10-05 | 2004-12-30 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US6954081B2 (en) * | 1998-10-05 | 2005-10-11 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US6982177B2 (en) | 1998-10-05 | 2006-01-03 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US6750070B2 (en) | 1998-10-05 | 2004-06-15 | Micron Technology, Inc. | Process for manufacturing flip-chip semiconductor assembly |
US20030132776A1 (en) * | 1998-10-05 | 2003-07-17 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US20040104741A1 (en) * | 1998-10-05 | 2004-06-03 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US6962826B2 (en) | 1998-10-05 | 2005-11-08 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US20030141888A1 (en) * | 1998-10-05 | 2003-07-31 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US7105366B2 (en) | 1998-10-05 | 2006-09-12 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US20050024080A1 (en) * | 1998-10-05 | 2005-02-03 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US20050007141A1 (en) * | 1998-10-05 | 2005-01-13 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US20050007142A1 (en) * | 1998-10-05 | 2005-01-13 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US6972200B2 (en) | 1998-10-05 | 2005-12-06 | Micron Technology, Inc. | Method for manufacturing flip-chip semiconductor assembly |
US20040263196A1 (en) * | 1998-10-05 | 2004-12-30 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US20040097009A1 (en) * | 1998-10-05 | 2004-05-20 | Cobbley Chad A. | Method for packaging flip-chip semiconductor assemblies |
US20040263197A1 (en) * | 1998-10-05 | 2004-12-30 | Cobbley Chad A. | Method for in-line testing of flip-chip semiconductor assemblies |
US6967113B2 (en) | 1998-10-05 | 2005-11-22 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US6949943B2 (en) | 1998-10-05 | 2005-09-27 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US6953699B2 (en) | 1998-10-05 | 2005-10-11 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US6953700B2 (en) | 1998-10-05 | 2005-10-11 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US7074648B2 (en) | 1998-10-05 | 2006-07-11 | Micron Technology, Inc. | Method for packaging flip-chip semiconductor assemblies |
US20040080332A1 (en) * | 1998-10-05 | 2004-04-29 | Cobbley Chad A | Method for manufacturing flip-chip semiconductor assembly |
US7005878B2 (en) | 1998-10-05 | 2006-02-28 | Micron Technology, Inc. | Method for in-line testing of flip-chip semiconductor assemblies |
US6394819B1 (en) | 1998-10-29 | 2002-05-28 | The Whitaker Corporation | Dielectric member for absorbing thermal expansion and contraction at electrical interfaces |
US6236112B1 (en) * | 1998-11-05 | 2001-05-22 | Shinko Electric Industries Co., Ltd. | Semiconductor device, connecting substrate therefor, and process of manufacturing connecting substrate |
US6565364B1 (en) * | 1998-12-23 | 2003-05-20 | Mirae Corporation | Wafer formed with CSP device and test socket of BGA device |
US6258627B1 (en) * | 1999-01-19 | 2001-07-10 | International Business Machines Corporation | Underfill preform interposer for joining chip to substrate |
US6452807B1 (en) | 1999-01-20 | 2002-09-17 | Micron Technology, Inc. | Test interposer for use with ball grid array packages, assemblies and ball grid array packages including same, and methods |
US6081429A (en) * | 1999-01-20 | 2000-06-27 | Micron Technology, Inc. | Test interposer for use with ball grid array packages assemblies and ball grid array packages including same and methods |
US20060091520A1 (en) * | 1999-02-08 | 2006-05-04 | Salman Akram | Multiple die stack apparatus employing T-shaped interposer elements |
US8013448B2 (en) | 1999-02-08 | 2011-09-06 | Megica Corporation | Multiple selectable function integrated circuit module |
US8471389B2 (en) | 1999-02-08 | 2013-06-25 | Megica Corporation | Multiple selectable function integrated circuit module |
US20050251586A1 (en) * | 1999-02-08 | 2005-11-10 | Megic Corporation | Multiple selectable function integrated circuit module |
US6939747B1 (en) * | 1999-02-08 | 2005-09-06 | Megic Corporation | Multiple selectable function integrated circuit module |
US6911723B2 (en) * | 1999-02-08 | 2005-06-28 | Micron Technology, Inc. | Multiple die stack apparatus employing T-shaped interposer elements |
US7518227B2 (en) | 1999-02-08 | 2009-04-14 | Micron Technology, Inc. | Multiple die stack apparatus employing T-shaped interposer elements |
US20060091519A1 (en) * | 1999-02-08 | 2006-05-04 | Salman Akram | Multiple die stack apparatus employing T-shaped interposer elements |
US20020030262A1 (en) * | 1999-02-08 | 2002-03-14 | Salman Akram | Multiple die stack apparatus employing T-shaped interposer elements |
US20080185736A1 (en) * | 1999-02-08 | 2008-08-07 | Megica Corporation | Multiple selectable function integrated circuit module |
US20050012196A1 (en) * | 1999-02-08 | 2005-01-20 | Salman Akram | Multiple die stack apparatus employing T-shaped interposer elements |
US7282794B2 (en) | 1999-02-08 | 2007-10-16 | Salman Akram | Multiple die stack apparatus employing t-shaped interposer elements |
US7282793B2 (en) | 1999-02-08 | 2007-10-16 | Micron Technology, Inc. | Multiple die stack apparatus employing T-shaped interposer elements |
US20070278648A1 (en) * | 1999-02-08 | 2007-12-06 | Micron Technology, Inc. | Multiple die stack apparatus employing t-shaped interposer elements |
US7372162B2 (en) | 1999-02-08 | 2008-05-13 | Megica Corporation | Multiple selectable function integrated circuit module |
US7064006B2 (en) | 1999-02-08 | 2006-06-20 | Micron Technology, Inc. | Multiple die stack apparatus employing T-shaped interposer elements |
US6737887B2 (en) | 1999-02-09 | 2004-05-18 | Micron Technology, Inc. | Current mode signal interconnects and CMOS amplifier |
US6879169B2 (en) * | 1999-03-12 | 2005-04-12 | Oki Electric Industry Co., Ltd. | Method for manufacturing and batch testing semiconductor devices |
US7639027B2 (en) | 1999-03-12 | 2009-12-29 | Oki Semiconductor Co., Ltd. | Method of testing circuit elements on a semiconductor wafer |
US20070194802A1 (en) * | 1999-03-12 | 2007-08-23 | Oki Electric Industry Co., Ltd. | Method of testing circuit elements on a semiconductor wafer |
US6407563B2 (en) * | 1999-03-12 | 2002-06-18 | Oki Electric Industry Co, Ltd. | Semiconductor device test apparatus |
US7262610B2 (en) * | 1999-03-12 | 2007-08-28 | Oki Electric Industry Co., Ltd. | Method for manufacturing and testing semiconductor devices on a resin-coated wafer |
US7884634B2 (en) | 1999-05-27 | 2011-02-08 | Verigy (Singapore) Pte, Ltd | High density interconnect system having rapid fabrication cycle |
US7772860B2 (en) | 1999-05-27 | 2010-08-10 | Nanonexus, Inc. | Massively parallel interface for electronic circuit |
US7403029B2 (en) | 1999-05-27 | 2008-07-22 | Nanonexus Corporation | Massively parallel interface for electronic circuit |
US7009412B2 (en) | 1999-05-27 | 2006-03-07 | Nanonexus, Inc. | Massively parallel interface for electronic circuit |
US6617681B1 (en) * | 1999-06-28 | 2003-09-09 | Intel Corporation | Interposer and method of making same |
US6249136B1 (en) | 1999-06-28 | 2001-06-19 | Advanced Micro Devices, Inc. | Bottom side C4 bumps for integrated circuits |
US6671947B2 (en) | 1999-06-28 | 2004-01-06 | Intel Corporation | Method of making an interposer |
US6278181B1 (en) | 1999-06-28 | 2001-08-21 | Advanced Micro Devices, Inc. | Stacked multi-chip modules using C4 interconnect technology having improved thermal management |
WO2001001486A1 (en) * | 1999-06-28 | 2001-01-04 | Intel Corporation | Interposer and method of making same |
US20050017333A1 (en) * | 1999-06-28 | 2005-01-27 | Bohr Mark T. | Interposer and method of making same |
US6982225B2 (en) | 1999-06-28 | 2006-01-03 | Intel Corporation | Interposer and method of making same |
US6282100B1 (en) * | 1999-07-01 | 2001-08-28 | Agere Systems Guardian Corp. | Low cost ball grid array package |
US6815961B2 (en) | 1999-07-28 | 2004-11-09 | Nanonexus, Inc. | Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies |
US7554829B2 (en) | 1999-07-30 | 2009-06-30 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US7869242B2 (en) | 1999-07-30 | 2011-01-11 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US6670700B1 (en) * | 1999-08-19 | 2003-12-30 | Seiko Epson Corporation | Interconnect substrate and semiconductor device electronic instrument |
US6525945B1 (en) * | 1999-08-20 | 2003-02-25 | International Business Machines Corporation | Method and system for wide band decoupling of integrated circuits |
US6541365B2 (en) * | 1999-08-31 | 2003-04-01 | Ibm | Insulating interposer between two electronic components and process thereof |
US6335210B1 (en) * | 1999-12-17 | 2002-01-01 | International Business Machines Corporation | Baseplate for chip burn-in and/of testing, and method thereof |
US7547579B1 (en) | 2000-04-06 | 2009-06-16 | Micron Technology, Inc. | Underfill process |
US20020060368A1 (en) * | 2000-04-06 | 2002-05-23 | Tongbi Jiang | Underfile process |
US6540527B1 (en) * | 2000-04-28 | 2003-04-01 | Unisys Corporation | Method and adapter for reworking a circuit containing an LGA device |
US6838758B1 (en) | 2000-05-10 | 2005-01-04 | Advanced Micro Devices, Inc. | Package and method for making an underfilled integrated circuit |
US6351391B1 (en) * | 2000-05-15 | 2002-02-26 | International Business Machines Corporation | Signal busses on printed board structures mounting ASIC chips with signal termination resistor devices using planar signal terminating devices |
US6522019B2 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6847220B2 (en) * | 2000-05-16 | 2005-01-25 | Micron Technology, Inc. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US6522018B1 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US7116122B2 (en) | 2000-05-16 | 2006-10-03 | Micron Technology, Inc. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US6600335B2 (en) | 2000-05-16 | 2003-07-29 | Micron Technology, Inc. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US20040021477A1 (en) * | 2000-05-16 | 2004-02-05 | Tay Wuu Yean | Method for ball grid array chip packages having improved testing and stacking characteristics |
US20050127531A1 (en) * | 2000-05-16 | 2005-06-16 | Tay Wuu Y. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US6448664B1 (en) | 2000-05-16 | 2002-09-10 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6740983B2 (en) | 2000-05-16 | 2004-05-25 | Micron Technology, Inc. | Method for ball grind array chip packages having improved testing and stacking characteristics |
US6674175B2 (en) | 2000-05-16 | 2004-01-06 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6693363B2 (en) | 2000-05-16 | 2004-02-17 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6740984B2 (en) | 2000-05-16 | 2004-05-25 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6420789B1 (en) | 2000-05-16 | 2002-07-16 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US7872482B2 (en) | 2000-05-23 | 2011-01-18 | Verigy (Singapore) Pte. Ltd | High density interconnect system having rapid fabrication cycle |
US7579848B2 (en) | 2000-05-23 | 2009-08-25 | Nanonexus, Inc. | High density interconnect system for IC packages and interconnect assemblies |
US7952373B2 (en) | 2000-05-23 | 2011-05-31 | Verigy (Singapore) Pte. Ltd. | Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies |
US7382142B2 (en) | 2000-05-23 | 2008-06-03 | Nanonexus, Inc. | High density interconnect system having rapid fabrication cycle |
US7349223B2 (en) | 2000-05-23 | 2008-03-25 | Nanonexus, Inc. | Enhanced compliant probe card systems having improved planarity |
US6333210B1 (en) | 2000-05-25 | 2001-12-25 | Advanced Micro Devices, Inc. | Process of ensuring detect free placement by solder coating on package pads |
US7621761B2 (en) | 2000-06-20 | 2009-11-24 | Nanonexus, Inc. | Systems for testing and packaging integrated circuits |
US7247035B2 (en) | 2000-06-20 | 2007-07-24 | Nanonexus, Inc. | Enhanced stress metal spring contactor |
US6531763B1 (en) | 2000-08-15 | 2003-03-11 | Micron Technology, Inc. | Interposers having encapsulant fill control features |
US7271491B1 (en) * | 2000-08-31 | 2007-09-18 | Micron Technology, Inc. | Carrier for wafer-scale package and wafer-scale package including the carrier |
US7517797B2 (en) | 2000-08-31 | 2009-04-14 | Micron Technology, Inc. | Carrier for wafer-scale package, wafer-scale package including the carrier, and methods |
US20060191712A1 (en) * | 2000-12-18 | 2006-08-31 | Intel Corporation | Interconnect |
US20080090406A1 (en) * | 2000-12-18 | 2008-04-17 | Intel Corporation | Via attached to a bond pad utilizing a tapered interconnect |
US7375432B2 (en) | 2000-12-18 | 2008-05-20 | Intel Corporation | Via attached to a bond pad utilizing a tapered interconnect |
US7088002B2 (en) * | 2000-12-18 | 2006-08-08 | Intel Corporation | Interconnect |
US7638419B2 (en) | 2000-12-18 | 2009-12-29 | Intel Corporation | Method of fabricating a via attached to a bond pad utilizing a tapered interconnect |
US6551114B2 (en) * | 2001-02-20 | 2003-04-22 | Advanced Micro Devices, Inc. | Semiconductor device having signal contacts and high current power contacts |
US6593644B2 (en) * | 2001-04-19 | 2003-07-15 | International Business Machines Corporation | System of a package fabricated on a semiconductor or dielectric wafer with wiring on one face, vias extending through the wafer, and external connections on the opposing face |
US6881593B2 (en) * | 2001-05-31 | 2005-04-19 | The Johns Hopkins University | Semiconductor die adapter and method of using |
US20030011060A1 (en) * | 2001-05-31 | 2003-01-16 | Le Binh Q. | Semiconductor die adapter and method of using |
US20070115645A1 (en) * | 2001-08-17 | 2007-05-24 | Jacobsen Jeffrey J | Apparatuses and methods for forming wireless RF labels |
US7559486B2 (en) | 2001-08-17 | 2009-07-14 | Alien Technology Corporation | Apparatuses and methods for forming wireless RF labels |
US6573592B2 (en) | 2001-08-21 | 2003-06-03 | Micron Technology, Inc. | Semiconductor die packages with standard ball grid array footprint and method for assembling the same |
US7279366B2 (en) | 2001-08-21 | 2007-10-09 | Micron Technology, Inc. | Method for assembling semiconductor die packages with standard ball grid array footprint |
US20030038376A1 (en) * | 2001-08-21 | 2003-02-27 | Bolken Todd O. | Semiconductor die packages with standard ball grid array footprint and method for assembling the same |
US20030183950A1 (en) * | 2001-08-21 | 2003-10-02 | Bolken Todd O. | Semiconductor die packages with standard ball grid array footprint and method for assembling the same |
US6939746B2 (en) | 2001-08-21 | 2005-09-06 | Micron Technology, Inc. | Method for assembling semiconductor die packages with standard ball grid array footprint |
US7791205B2 (en) | 2001-08-21 | 2010-09-07 | Micron Technology, Inc. | Interposers for semiconductor die packages with standard ball grill array footprint |
US20050255637A1 (en) * | 2001-08-21 | 2005-11-17 | Bolken Todd O | Method for assembling semiconductor die packages with standard ball grid array footprint |
US10114073B2 (en) | 2001-09-28 | 2018-10-30 | Rambus Inc. | Integrated circuit testing |
US8286046B2 (en) | 2001-09-28 | 2012-10-09 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US9116210B2 (en) | 2001-09-28 | 2015-08-25 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US6800944B2 (en) | 2001-12-19 | 2004-10-05 | Texas Instruments Incorporated | Power/ground ring substrate for integrated circuits |
US20030111738A1 (en) * | 2001-12-19 | 2003-06-19 | Buschbom Milton Lee | Power/ground ring substrate for integrated circuits |
WO2003060985A1 (en) * | 2002-01-11 | 2003-07-24 | Motorola, Inc., A Corporation Of The State Of Delaware | Semiconductor package device and method |
US7101770B2 (en) | 2002-01-30 | 2006-09-05 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US7602049B2 (en) | 2002-01-30 | 2009-10-13 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US7737536B2 (en) | 2002-01-30 | 2010-06-15 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US20070231964A1 (en) * | 2002-03-04 | 2007-10-04 | Micron Technology, Inc. | Methods of forming semiconductor assemblies |
US7902648B2 (en) | 2002-03-04 | 2011-03-08 | Micron Technology, Inc. | Interposer configured to reduce the profiles of semiconductor device assemblies, packages including the same, and methods |
US8269326B2 (en) | 2002-03-04 | 2012-09-18 | Micron Technology, Inc. | Semiconductor device assemblies |
US7915718B2 (en) * | 2002-03-04 | 2011-03-29 | Micron Technology, Inc. | Apparatus for flip-chip packaging providing testing capability |
US7569473B2 (en) | 2002-03-04 | 2009-08-04 | Micron Technology, Inc. | Methods of forming semiconductor assemblies |
US20110204499A1 (en) * | 2002-03-04 | 2011-08-25 | Micron Technology, Inc. | Semiconductor device assemblies |
US7829979B2 (en) | 2002-03-13 | 2010-11-09 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
US7375414B2 (en) | 2002-03-13 | 2008-05-20 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
US7235457B2 (en) | 2002-03-13 | 2007-06-26 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
WO2003085703A3 (en) * | 2002-04-09 | 2004-04-22 | Infineon Technologies Ag | Electronic component having at least one semiconductor chip and flip-chip contacts, and method for the production thereof |
US20050110162A1 (en) * | 2002-04-09 | 2005-05-26 | Georg Meyer-Berg | Electronic component having at least one semiconductor chip and flip-chip contacts, and method for producing the same |
WO2003085703A2 (en) * | 2002-04-09 | 2003-10-16 | Infineon Technologies Ag | Electronic component having at least one semiconductor chip and flip-chip contacts, and method for the production thereof |
US7176131B2 (en) | 2002-04-09 | 2007-02-13 | Infineon Technologies Ag | Electronic component having at least one semiconductor chip and flip-chip contacts, and method for producing the same |
US20060043477A1 (en) * | 2002-11-11 | 2006-03-02 | Salman Akram | Interposers for chip-scale packages and intermediates thereof |
US7368812B2 (en) | 2002-11-11 | 2008-05-06 | Micron Technology, Inc. | Interposers for chip-scale packages and intermediates thereof |
US8717052B2 (en) | 2002-11-27 | 2014-05-06 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US11009548B2 (en) | 2002-11-27 | 2021-05-18 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US9568544B2 (en) | 2002-11-27 | 2017-02-14 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US10302696B2 (en) | 2002-11-27 | 2019-05-28 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US20050003171A1 (en) * | 2003-02-06 | 2005-01-06 | R-Tec Corporation | Plated via interposer |
US20040173914A1 (en) * | 2003-03-06 | 2004-09-09 | Takashi Kurihara | Semiconductor device |
US6819001B2 (en) * | 2003-03-14 | 2004-11-16 | General Electric Company | Interposer, interposer package and device assembly employing the same |
US20040178484A1 (en) * | 2003-03-14 | 2004-09-16 | General Electric Company | Interposer, interposer package and device assembly employing the same |
CN100454532C (en) * | 2003-03-14 | 2009-01-21 | 通用电气公司 | Interposer, interposer assembly and device assembly therewith |
NL1025639C2 (en) * | 2003-03-14 | 2005-05-26 | Gen Electric | Interposer, interposer housing and device assembly, which uses this interposer and interposer housing. |
WO2004094514A1 (en) * | 2003-03-25 | 2004-11-04 | Intel Corporation | Filler compositions, apparatus, systems and processes |
US20040188859A1 (en) * | 2003-03-25 | 2004-09-30 | Intel Corporation | Filler compositions, apparatus, systems, and processes |
US7696617B2 (en) * | 2003-05-30 | 2010-04-13 | Shinko Electric Industries Co., Ltd. | Package for semiconductor devices |
US20100155933A1 (en) * | 2003-05-30 | 2010-06-24 | Shinko Electronics | Package for semiconductor devices |
US20100155114A1 (en) * | 2003-05-30 | 2010-06-24 | Shinko Electronics | Package for semiconductor devices |
US20080042258A1 (en) * | 2003-05-30 | 2008-02-21 | Shinko Electric Industries Co., Ltd. | Package for semiconductor devices |
US20050010395A1 (en) * | 2003-07-08 | 2005-01-13 | Industrial Technology Research Institute | Scale factor based bit shifting in fine granularity scalability audio coding |
US8710664B2 (en) | 2003-08-26 | 2014-04-29 | Volterra Semiconductor Corporation | Wafer-level chip scale package |
US8106516B1 (en) * | 2003-08-26 | 2012-01-31 | Volterra Semiconductor Corporation | Wafer-level chip scale package |
US7151251B2 (en) * | 2003-09-16 | 2006-12-19 | Samsung Electronics Co., Ltd. | Connector and image sensor module using the same |
US20050059269A1 (en) * | 2003-09-16 | 2005-03-17 | Sang-Ho Kim | Connector and image sensor module using the same |
US20050086037A1 (en) * | 2003-09-29 | 2005-04-21 | Pauley Robert S. | Memory device load simulator |
US20060115637A1 (en) * | 2003-10-06 | 2006-06-01 | Masanori Hongo | Multilayer ceramic substrate and its manufacturing method |
US7440256B2 (en) * | 2003-10-06 | 2008-10-21 | Sanyo Electric Co., Ltd. | Laminated ceramic substrate and manufacturing method therefor |
US7863526B2 (en) * | 2003-11-25 | 2011-01-04 | International Business Machines Corporation | High performance chip carrier substrate |
CN1314109C (en) * | 2003-11-25 | 2007-05-02 | 国际商业机器公司 | High performance chip carrier substrate |
US20080308923A1 (en) * | 2003-11-25 | 2008-12-18 | Jean Audet | High performance chip carrier substrate |
US20050109535A1 (en) * | 2003-11-25 | 2005-05-26 | International Business Machines Corporation | High performance chip carrier substrate |
US7214886B2 (en) * | 2003-11-25 | 2007-05-08 | International Business Machines Corporation | High performance chip carrier substrate |
US7132303B2 (en) | 2003-12-18 | 2006-11-07 | Freescale Semiconductor, Inc. | Stacked semiconductor device assembly and method for forming |
US20050136558A1 (en) * | 2003-12-18 | 2005-06-23 | Wang James J. | Stacked semiconductor device assembly and method for forming |
US20050191770A1 (en) * | 2004-02-27 | 2005-09-01 | Schieck Brian S. | Flip chip semiconductor die internal signal access system and method |
US20080128695A1 (en) * | 2004-02-27 | 2008-06-05 | Schieck Brian S | Flip chip semiconductor die internal signal access system and method |
US8951814B2 (en) | 2004-02-27 | 2015-02-10 | Nvidia Corporation | Method of fabricating a flip chip semiconductor die with internal signal access |
US8357931B2 (en) | 2004-02-27 | 2013-01-22 | Nvidia Corporation | Flip chip semiconductor die internal signal access system and method |
US7842948B2 (en) | 2004-02-27 | 2010-11-30 | Nvidia Corporation | Flip chip semiconductor die internal signal access system and method |
WO2005088715A1 (en) * | 2004-02-27 | 2005-09-22 | Nvidia Corporation | System and method pertaining to semiconductor dies |
US20080237890A1 (en) * | 2004-05-21 | 2008-10-02 | Masamoto Tago | Semiconductor Device and Wiring Board |
US7692287B2 (en) * | 2004-05-21 | 2010-04-06 | Nec Corporation | Semiconductor device and wiring board |
US20080001618A1 (en) * | 2004-08-06 | 2008-01-03 | King Marc E | In-process system level test before surface mount |
US8368416B2 (en) | 2004-08-06 | 2013-02-05 | Nvidia Corporation | In-process system level test before surface mount |
US20060046321A1 (en) * | 2004-08-27 | 2006-03-02 | Hewlett-Packard Development Company, L.P. | Underfill injection mold |
WO2006026454A1 (en) * | 2004-08-27 | 2006-03-09 | Hewlett-Packard Development Company, L.P. | Underfill injection mold |
US7888786B2 (en) | 2004-11-12 | 2011-02-15 | International Business Machines Corporation | Electronic module comprising memory and integrated circuit processor chips formed on a microchannel cooling device |
US20080315403A1 (en) * | 2004-11-12 | 2008-12-25 | Andry Paul S | Apparatus and methods for cooling semiconductor integrated circuit chip packages |
US20060180924A1 (en) * | 2004-11-12 | 2006-08-17 | Andry Paul S | Apparatus and methods for cooling semiconductor integrated circuit chip packages |
US20080265406A1 (en) * | 2004-11-12 | 2008-10-30 | Paul S Andry | Apparatus and methods for cooling semiconductor integrated circuit chip packages |
US7948077B2 (en) | 2004-11-12 | 2011-05-24 | International Business Machines Corporation | Integrated circuit chip module with microchannel cooling device having specific fluid channel arrangement |
US8115302B2 (en) | 2004-11-12 | 2012-02-14 | International Business Machines Corporation | Electronic module with carrier substrates, multiple integrated circuit (IC) chips and microchannel cooling device |
US20060128069A1 (en) * | 2004-12-10 | 2006-06-15 | Phoenix Precision Technology Corporation | Package structure with embedded chip and method for fabricating the same |
US20060181300A1 (en) * | 2005-02-16 | 2006-08-17 | Bjorn Flach | Method for testing a circuit unit and test apparatus |
US7675151B1 (en) * | 2005-06-01 | 2010-03-09 | Rockwell Collins, Inc. | Silicon-based packaging for electronic devices |
KR100959957B1 (en) | 2005-08-25 | 2010-05-27 | 마이크론 테크놀로지, 인크. | Land grid array semiconductor device packages, assemblies including same, and methods of fabrication |
US9355992B2 (en) | 2005-08-25 | 2016-05-31 | Micron Technology, Inc. | Land grid array semiconductor device packages |
US7465607B2 (en) * | 2005-08-25 | 2008-12-16 | Micron Technology, Inc. | Methods of fabrication of lead frame-based semiconductor device packages incorporating at least one land grid array package |
US20070045818A1 (en) * | 2005-08-25 | 2007-03-01 | Kuan Lee C | Land grid array semiconductor device packages, assemblies including same, and methods of fabrication |
US20070166880A1 (en) * | 2005-08-25 | 2007-07-19 | Corisis David J | Methods of fabrication of lead frame-based semiconductor device packages incorporating at least one land grid array package |
US8796836B2 (en) | 2005-08-25 | 2014-08-05 | Micron Technology, Inc. | Land grid array semiconductor device packages |
US20070238324A1 (en) * | 2006-04-07 | 2007-10-11 | Lotes Co., Ltd. | Electrical connector |
US9847248B2 (en) | 2006-04-11 | 2017-12-19 | Rambus Inc. | Method of making a stacked device assembly |
US10804139B2 (en) | 2006-04-11 | 2020-10-13 | Rambus Inc. | Semiconductor system |
US20070241443A1 (en) * | 2006-04-13 | 2007-10-18 | Inapac Technology, Inc. | Isolating electric paths in semiconductor device packages |
US9899312B2 (en) | 2006-04-13 | 2018-02-20 | Rambus Inc. | Isolating electric paths in semiconductor device packages |
US11270931B2 (en) | 2006-04-13 | 2022-03-08 | Rambus Inc. | Isolating electric paths in semiconductor device packages |
US8213184B2 (en) * | 2006-08-04 | 2012-07-03 | International Business Machines Corporation | Method of testing using a temporary chip attach carrier |
US20090079454A1 (en) * | 2006-08-04 | 2009-03-26 | John Ulrich Knickerbocker | Method of testing using a temporary chip attach carrier |
US9847253B2 (en) | 2007-05-04 | 2017-12-19 | STATS ChipPAC Pte. Ltd. | Package-on-package using through-hole via die on saw streets |
US9524938B2 (en) | 2007-05-04 | 2016-12-20 | STATS ChipPAC Pte. Ltd. | Package-in-package using through-hole via die on saw streets |
US20090002963A1 (en) * | 2007-06-27 | 2009-01-01 | Cooney Robert C | Method of attaching die to circuit board with an intermediate interposer |
US8481861B2 (en) | 2007-06-27 | 2013-07-09 | Hamilton Sundstrand Corporation | Method of attaching die to circuit board with an intermediate interposer |
US7982137B2 (en) * | 2007-06-27 | 2011-07-19 | Hamilton Sundstrand Corporation | Circuit board with an attached die and intermediate interposer |
US8271252B2 (en) | 2007-11-08 | 2012-09-18 | Nvidia Corporation | Automatic verification of device models |
US20090125290A1 (en) * | 2007-11-08 | 2009-05-14 | Prosenjit Chatterjee | Automatic verification of device models |
US8510616B2 (en) | 2008-02-14 | 2013-08-13 | Nvidia Corporation | Scalable scan-based test architecture with reduced test time and test power |
US20090210759A1 (en) * | 2008-02-14 | 2009-08-20 | Nvidia Corporation | Scalable Scan-Based Test Architecture With Reduced Test Time And Test Power |
US8670283B2 (en) | 2008-04-09 | 2014-03-11 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US11037652B2 (en) | 2008-04-09 | 2021-06-15 | Rambus, Inc. | Controller to detect malfunctioning address of memory device |
US9269460B2 (en) | 2008-04-09 | 2016-02-23 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US8446788B2 (en) | 2008-04-09 | 2013-05-21 | Rambus Inc. | Programmable memory repair scheme |
US10867691B2 (en) | 2008-04-09 | 2020-12-15 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US9378849B2 (en) | 2008-04-09 | 2016-06-28 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US9659671B2 (en) | 2008-04-09 | 2017-05-23 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US10446256B2 (en) | 2008-04-09 | 2019-10-15 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US11501848B2 (en) | 2008-04-09 | 2022-11-15 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US20110016352A1 (en) * | 2008-04-09 | 2011-01-20 | Rambus Inc. | Programmable memory repair scheme |
US11783910B2 (en) | 2008-04-09 | 2023-10-10 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US9129712B2 (en) | 2008-04-09 | 2015-09-08 | Rambus Inc. | Programmable memory repair scheme |
US10008291B2 (en) | 2008-04-09 | 2018-06-26 | Rambus Inc. | Controller to detect malfunctioning address of memory device |
US20090282143A1 (en) * | 2008-05-06 | 2009-11-12 | Nvidia Corporation | Testing operation of processors setup to operate in different modes |
US8745200B2 (en) | 2008-05-06 | 2014-06-03 | Nvidia Corporation | Testing operation of processors setup to operate in different modes |
US20100101848A1 (en) * | 2008-10-24 | 2010-04-29 | Fujitsu Limited | Substrate unit, information processor and method of manufacturing substrate unit |
US8943457B2 (en) | 2008-11-24 | 2015-01-27 | Nvidia Corporation | Simulating scan tests with reduced resources |
US20100131910A1 (en) * | 2008-11-24 | 2010-05-27 | Nvidia Corporation | Simulating Scan Tests with Reduced Resources |
US20100133534A1 (en) * | 2008-12-03 | 2010-06-03 | Byung Tai Do | Integrated circuit packaging system with interposer and flip chip and method of manufacture thereof |
US8604820B2 (en) * | 2009-02-18 | 2013-12-10 | Teradyne, Inc. | Test access component for automatic testing of circuit assemblies |
US20100207651A1 (en) * | 2009-02-18 | 2010-08-19 | Teradyne, Inc. | Test access component for automatic testing of circuit assemblies |
US20130032889A1 (en) * | 2009-03-13 | 2013-02-07 | Advance Semiconductor Engineering, Inc. | Silicon Chip Having Through Via and Method for Making the Same |
US8143098B2 (en) | 2009-03-25 | 2012-03-27 | Stats Chippac Ltd. | Integrated circuit packaging system with interposer and method of manufacture thereof |
US20100244024A1 (en) * | 2009-03-25 | 2010-09-30 | Byung Tai Do | Integrated circuit packaging system with interposer and method of manufacture thereof |
US8080446B2 (en) | 2009-05-27 | 2011-12-20 | Stats Chippac Ltd. | Integrated circuit packaging system with interposer interconnections and method of manufacture thereof |
US8558366B2 (en) | 2009-05-27 | 2013-10-15 | Stats Chippac Ltd. | Integrated circuit packaging system with interposer interconnections and method of manufacture thereof |
US20100301469A1 (en) * | 2009-05-27 | 2010-12-02 | A Leam Choi | Integrated circuit packaging system with interposer interconnections and method of manufacture thereof |
US9230898B2 (en) * | 2009-08-17 | 2016-01-05 | Stats Chippac Ltd. | Integrated circuit packaging system with package-on-package and method of manufacture thereof |
US20110037157A1 (en) * | 2009-08-17 | 2011-02-17 | Shin Hangil | Integrated circuit packaging system with package-on-package and method of manufacture thereof |
US9275964B2 (en) | 2010-05-20 | 2016-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate contact opening |
US8698306B2 (en) | 2010-05-20 | 2014-04-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate contact opening |
US8669633B2 (en) | 2010-07-28 | 2014-03-11 | Teledyne Dalsa, Inc. | Packaged device with an image sensor aligned to a faceplate using fiducial marks and connection bodies registered thereto |
US20120074558A1 (en) * | 2010-09-29 | 2012-03-29 | Mao Bang Electronic Co., Ltd. | Circuit Board Packaged with Die through Surface Mount Technology |
TWI449934B (en) * | 2010-12-16 | 2014-08-21 | Hon Hai Prec Ind Co Ltd | Testing device |
US11169202B2 (en) | 2011-02-11 | 2021-11-09 | Teraview Limited | Test system |
CN103635819A (en) * | 2011-02-11 | 2014-03-12 | 特瑞视觉有限公司 | Reflectometer test device for integrated circuits |
US11726136B2 (en) | 2011-02-11 | 2023-08-15 | Teraview Limited | Test system |
CN103635819B (en) * | 2011-02-11 | 2016-12-21 | 特瑞视觉有限公司 | Reflectometer test device for integrated circuit |
GB2502493A (en) * | 2011-02-11 | 2013-11-27 | Teraview Ltd | Reflectometer test device for integrated circuits |
US10006960B2 (en) | 2011-02-11 | 2018-06-26 | Teraview Limited | Test system |
WO2012107782A3 (en) * | 2011-02-11 | 2013-06-13 | Teraview Limited | Reflectometer test device for integrated circuits |
US20120228017A1 (en) * | 2011-03-07 | 2012-09-13 | Ngk Spark Plug Co., Ltd. | Wiring board for electronic parts inspecting device and its manufacturing method |
US8981237B2 (en) * | 2011-03-07 | 2015-03-17 | Ngk Spark Plug Co., Ltd. | Wiring board for electronic parts inspecting device and its manufacturing method |
US9170274B2 (en) | 2011-03-07 | 2015-10-27 | Ngk Spark Plug Co., Ltd. | Wiring board for electronic parts inspecting device and its manufacturing method |
US9153508B2 (en) | 2011-08-17 | 2015-10-06 | Rambus Inc. | Multi-chip package and interposer with signal line compression |
US9570196B2 (en) | 2011-09-01 | 2017-02-14 | Rambus Inc. | Testing through-silicon-vias |
US11600349B2 (en) | 2011-09-01 | 2023-03-07 | Rambus Inc. | Testing through-silicon-vias |
US10262750B2 (en) | 2011-09-01 | 2019-04-16 | Rambus Inc. | Testing through-silicon-vias |
US11004530B2 (en) | 2011-09-01 | 2021-05-11 | Rambus Inc. | Testing through-silicon-vias |
US9460993B2 (en) * | 2012-02-21 | 2016-10-04 | Robert C. Shelsky | Interposer with signal-conditioned edge probe points |
US20140055159A1 (en) * | 2012-02-21 | 2014-02-27 | Nexus Technology | Interposer with Edge Probe Points |
US20160172293A1 (en) * | 2012-02-21 | 2016-06-16 | Robert C. Shelsky | Interposer with signal-conditioned edge probe points |
US20140042604A1 (en) * | 2012-08-10 | 2014-02-13 | Samsung Electro-Mechanics Co., Ltd. | Three-dimensional (3d) semiconductor package |
US20140084955A1 (en) * | 2012-09-21 | 2014-03-27 | Chunghwa Precision Test Tech Co., Ltd. | Fine pitch interposer structure |
US20140306333A1 (en) * | 2013-04-11 | 2014-10-16 | Ubotic Company Limited | Cavity package with die attach pad |
US9887149B2 (en) * | 2013-04-11 | 2018-02-06 | Ubotic Company Limited | Cavity package with die attach pad |
US20170141016A1 (en) * | 2013-04-11 | 2017-05-18 | Ubotic Company Limited | Cavity package with die attach pad |
US9601413B2 (en) * | 2013-04-11 | 2017-03-21 | Ubotic Company Limited | Cavity package with die attach pad |
US10991649B2 (en) * | 2013-11-18 | 2021-04-27 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US10964659B2 (en) | 2013-11-18 | 2021-03-30 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device |
US20200118916A1 (en) * | 2013-11-18 | 2020-04-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US9837342B2 (en) * | 2014-07-25 | 2017-12-05 | Ibiden Co., Ltd. | Multilayer wiring board and method for manufacturing same |
US20160027725A1 (en) * | 2014-07-25 | 2016-01-28 | Ibiden Co., Ltd. | Multilayer wiring board and method for manufacturing same |
US9893016B2 (en) | 2014-10-10 | 2018-02-13 | Ibiden Co., Ltd. | Multilayer wiring board having wiring structure for mounting multiple electronic components and method for manufacturing the same |
US9922917B2 (en) * | 2014-12-19 | 2018-03-20 | Advanced Semiconductor Engineering, Inc. | Semiconductor package including substrates spaced by at least one electrical connecting element |
US20160372397A1 (en) * | 2014-12-19 | 2016-12-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor package |
US20170200685A1 (en) * | 2015-09-17 | 2017-07-13 | Intel Corporation | Microelectronic package debug access ports and methods of fabricating the same |
US10090261B2 (en) * | 2015-09-17 | 2018-10-02 | Intel Corporation | Microelectronic package debug access ports and methods of fabricating the same |
US20170172388A1 (en) * | 2015-12-21 | 2017-06-22 | Sony Olympus Medical Solutions Inc. | Endoscopic device |
US11122969B2 (en) | 2015-12-21 | 2021-09-21 | Sony Olympus Medical Solutions Inc. | Endoscopic device |
US10561306B2 (en) * | 2015-12-21 | 2020-02-18 | Sony Olympus Medical Solutions Inc. | Endoscopic device |
US10026723B2 (en) * | 2016-01-04 | 2018-07-17 | Infinera Corporation | Photonic integrated circuit package |
US20180019194A1 (en) * | 2016-07-14 | 2018-01-18 | Semtech Corporation | Low Parasitic Surface Mount Circuit Over Wirebond IC |
US9892985B2 (en) | 2016-07-18 | 2018-02-13 | Nanya Technology Corporation | Semiconductor device and method for manufacturing the same |
US10510652B2 (en) * | 2016-08-15 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of manufacturing semiconductor device |
US20180047664A1 (en) * | 2016-08-15 | 2018-02-15 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of manufacturing semiconductor device |
US11490517B2 (en) | 2019-07-31 | 2022-11-01 | ABB Power Electronics, Inc. | Interposer printed circuit boards for power modules |
US11439013B2 (en) | 2019-07-31 | 2022-09-06 | ABB Power Electronics, Inc. | Interposer printed circuit boards for power modules |
US10993325B2 (en) | 2019-07-31 | 2021-04-27 | Abb Power Electronics Inc. | Interposer printed circuit boards for power modules |
US11694936B2 (en) | 2020-09-09 | 2023-07-04 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same |
US20230140738A1 (en) * | 2021-10-30 | 2023-05-04 | Raymond Won Bae | Microelectronic test and package interface substrates, devices, and methods of manufacture thereof alignment improvement of interconnect on buildup redistribution layers |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5258648A (en) | Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery | |
EP0520841A1 (en) | Composite flip chip semi-conductor device and method for making and burning-in the same | |
JP2570498B2 (en) | Integrated circuit chip carrier | |
US6208025B1 (en) | Microelectronic component with rigid interposer | |
US5789815A (en) | Three dimensional semiconductor package having flexible appendages | |
KR100694739B1 (en) | Ball grid array package with multiple power/ground planes | |
US5521435A (en) | Semiconductor device and a fabrication process thereof | |
US6347037B2 (en) | Semiconductor device and method of forming the same | |
US5222014A (en) | Three-dimensional multi-chip pad array carrier | |
US5701032A (en) | Integrated circuit package | |
US7327018B2 (en) | Chip package structure, package substrate and manufacturing method thereof | |
US20080157327A1 (en) | Package on package structure for semiconductor devices and method of the same | |
KR101096330B1 (en) | Package for a semiconductor device | |
US6537857B2 (en) | Enhanced BGA grounded heatsink | |
JP2001267030A (en) | Semiconductor device and contactor for inspection | |
US6560108B2 (en) | Chip scale packaging on CTE matched printed wiring boards | |
US6351389B1 (en) | Device and method for packaging an electronic device | |
US6472759B1 (en) | Ball grid array type semiconductor device | |
KR0182510B1 (en) | Chip scale package using tab tape | |
JPH08213497A (en) | Semiconductor device and its manufacture | |
US20040042189A1 (en) | Multi-chip integrated module | |
KR19980025889A (en) | Bump connection structure between a semiconductor chip and a substrate with a polymer layer interposed therebetween | |
KR19980016775A (en) | Chip scale package with clip lead | |
JPH0669414A (en) | Semiconductor device | |
JP2002359342A (en) | Middle board for multichip module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |