US4931853A - IC card and method of manufacturing the same - Google Patents

IC card and method of manufacturing the same Download PDF

Info

Publication number
US4931853A
US4931853A US07/403,772 US40377289A US4931853A US 4931853 A US4931853 A US 4931853A US 40377289 A US40377289 A US 40377289A US 4931853 A US4931853 A US 4931853A
Authority
US
United States
Prior art keywords
core sheet
chip
conductive
metal
conductive projection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/403,772
Inventor
Masayuki Ohuchi
Hirosi Oodaira
Kenichi Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA, A CORP. OF JAPAN reassignment KABUSHIKI KAISHA TOSHIBA, A CORP. OF JAPAN ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: OHUCHI, MASAYUKI, OODAIRA, HIROSI, YOSHIDA, KENICHI
Application granted granted Critical
Publication of US4931853A publication Critical patent/US4931853A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01042—Molybdenum [Mo]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01052—Tellurium [Te]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01076—Osmium [Os]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.

Definitions

  • This invention relates to an IC card and the method of manufacturing the same.
  • the present inventors proposed a method of manufacturing an IC card which comprises the steps of embedding a semiconductor IC chip in an insulating core sheet, forming a conductive layer pattern on the main surface of the core sheet, and electrically connecting an electrode deposited on the IC chip to the conductive layer pattern.
  • the proposed IC card-manufacturing method offered the advantage that since the exposed electrode of an IC chip embedded in a core sheet could be directly connected to the conductive layer pattern formed on the main surface of the core sheet, it became possible to provide a thin IC card.
  • the conventional IC card-manufacturing method had the drawback in that when the electrode deposited on the IC chip and the conductive layer pattern were connected together by a bonding wire, the so-called loop height (a portion inevitably raised in height due to the bonding wire connection) caused the thickness of the IC card to be increased.
  • the previously proposed IC card was further accompanied by the following drawback. Since the surface of the IC chip on which an electrode is formed is made flush with the main surface of the core sheet, part of the conductive layer pattern connected to the electrode contacts part of the surface of the IC chip. The surface of the IC chip is coated with a passivation layer prepared from phosphor silicate glass. Unless, therefore, the passivation layer partly falls off, the above-mentioned contact presents no difficulties. If, however, the passivation layer falls off at the above-mentioned portion, this can cause an electric short circuit between the conductive layer pattern and the IC chip.
  • This invention has been accomplished in view of the above-mentioned circumstances and is intended to provide an IC card wherein a conductive layer pattern formed on a core sheet is extended through part of the surface of a semiconductor IC chip embedded in the core sheet, and the conductive layer pattern can be connected to the electrode formed on the IC chip without causing an electric short-circuit between the IC chip and the extended end portion of the conductive layer pattern.
  • An IC card comprises an insulating core sheet, a semiconductor IC chip provided with an electrode and embedded in the core sheet, and a conductive layer pattern deposited on the core sheet for being connected to the electrode, wherein the semiconductor IC chip is provided with a conductive projection formed on the electrode and is embedded in the core sheet in such a manner that the exposed top surface of the conductive projection is made flush with the main surface of the core sheet on which the conductive layer pattern is deposited, and the conductive layer pattern is connected with the conductive projection at the exposed top surface.
  • a method for manufacturing an IC card involving a thermoplastic resin core sheet and a semiconductor IC chip embedded in the core sheet comprises the steps of: preparing the thermoplastic resin core sheet with a greater thickness than that of the semiconductor IC chip and forming at least one hole penetrating the core sheet; forming a conductive projection on an electrode deposited on the semiconductor IC chip; inserting the semiconductor IC chip into the penetrating hole with the conductive projection positioned at the side of the main surface of the core sheet; plastically deforming the core sheet involving the inserted semiconductor IC chip by applying heat and pressure between the main and opposite surfaces until the exposed top surface of the conductive projection is made flush with the main surface of the core sheet; and depositing a conductive layer pattern on the main surface so as to be contacted with the exposed top surface.
  • FIG. 1 is a sectional view showing the main parts of an IC card embodying the present invention.
  • FIGS. 2A to 2E are sectional views indicating the sequential steps of manufacturing the IC card representing the present invention.
  • core sheet 1 of thermoplastic resin is formed of polycarbonate resin (manufactured by Teijin under the trademark "panlite") having a thickness of, for example, 0.32 mm.
  • core sheet 1 has two openings 2.
  • IC chip 3 comprises a plurality of input or output electrodes 4.
  • Conductive projection 5 is formed on each electrode 4.
  • Conductive projection 5 is made flush with the main surface of core sheet 1.
  • a conductive layer pattern 6 is formed on the main surface of core sheet 1.
  • Conductive layer pattern 6 extends through part of the surface of IC chip 3, and is electrically connected with the top surface of conductive projection 5.
  • the side surface of the conductive projection 5 is surrounded by the same material as that of core sheet 1.
  • the upper surface of core sheet 1, including conductive pattern 6, and the lower surface of core sheet 1 are coated with insulating cover sheet 7.
  • Cover sheet 7 is provided with a plurality of holes (not shown). Data is taken into or out of IC chip 3 through the holes and the conductive layer pattern 6.
  • the electrode 4 deposited on IC chip 3 and the conductive layer pattern 6 are connected together without the aid of a bonding wire, thereby enabling the IC card to be fabricated with a small thickness.
  • a thermoplastic insulating resin sheet prepared from the same material, for example, as core sheet 1 is interposed between the end portions of the conductive layer pattern 6 and the surface of IC chip 3. Even if, therefore, a passivation layer falls off part of the surface of IC chip 3, electric short circuiting does not arise between IC chip 3 and conductive layer pattern 6 through the fallen portion of the passivation layer.
  • thermoplastic core sheet (not shown) which has at least one penetrating hole 2 and is made thicker than an IC chip.
  • conductive projections 5 are mounted on electrodes 4 of IC chip 3.
  • Conductive projection 5 should be made of such material as has a lesser hardness than silicon constituting IC chip 3 in order to prevent IC chip 3 from being broken when conductive projection 5 undergoes pressure.
  • conductive projection 5 be prepared from a transition metal selected from the group consisting of Au, Cu, Ag, Al, Zn, Pd, Sn, Os, Pt and Ir or an low-temperature melting alloy composed of at least two metals selected from the group consisting of Pd, Sn, In, Ag, Ga, Au, Bi, Te, Ge and Sb.
  • conductive projection 5 is formed of a transition metal, it is preferred to select any of the following processes: ball bonding, electroplating, vacuum deposition, sputtering, ion plating, laser growing and transcripting processes.
  • a low-temperature melting alloy it is preferred to apply ultrasonic waves to the fusion of a low-temperature melting alloy and dip an IC chip in the fusion.
  • conductive projection 5 may also be prepared from a mass composed of metal and resin. In this case, it is advised to mix epoxy resin with silver powder, knead them into a paste and deposit the mass on the electrode of IC chip 3.
  • the height of conductive projection 5, namely, a height from the surface of IC chip 3 to the surface of conductive projection 5 is preferred to be a measurement arrived at by subtracting the thickness of IC chip 3 (in this example, 0.29 mm) from the thickness of core sheet 1 (in this example, 0.32 mm), namely, larger than 30 microns.
  • ball bonding involving Au was applied to the surface of the electrode of IC chip 3. Later, the bonding wire portion was cut off, thereby retaining Au balls alone on the electrode as conductive projections. In this case the height of the Au ball, namely, conductive projection 5, measured 50 microns.
  • Core sheet 1 may be prepared not only from the aforementioned polycarbonate resin, but also from any of the following resins: polyvinyl chloride, polyvinyl chloride-acetate copolymer, polysulfone, polyethylene terephthalate, polyetherketone, polymethyl-pentene, polyallylate, polyether-sulfone, polyether-imide, polyphenylen-sulfide and ABS.
  • core sheet 1 is sandwiched between two heating and pressurizing members each containing heating coil 8 to be heated and pressurized.
  • polycarbonate core sheet 1 is heated to 200° C., and a pressure of 20 kgf/cm 2 is applied between the top and bottom surfaces of core sheet 1.
  • core sheet 1 undergoes plastic deformation, and a space between the side surfaces of IC chip 3 and the inner surfaces of penetrating hole 2 is filled with polycarbonate resin.
  • the top surface of conductive projection 5 is made flush with the main surface of core sheet 1.
  • the side surface of conductive projection 5 is covered with the material of core sheet 1, and the top surface of conductive projection 5 is exposed.
  • the foregoing step may be replaced by the process of pressurizing conductive projections 5 in advance to reduce its height to a level reached by subtracting the thickness of semiconductor chip 3 from that of core sheet and thereafter pressurizing core sheet 1.
  • Conductive layer pattern 6 is formed on the main surface of core sheet 1 in such a manner that an end portion of the conductive layer pattern contacts the exposed top surface of conductive projection 5.
  • Conductive layer pattern 6 can be prepared by the process of mixing resin with powder of a single metal selected from the group consisting of Au, Ag, Cu, Pt, Ni, Sn, W, Mo Pd, SiC, C and RuO 2 , or powder of an alloy composed of at least two metals selected from the group, or powder of metal oxide to provide a conductive paste, and printing the paste.
  • the content of the metal powder mixed with the resin varies with the kind of the metal.
  • the powder of Ag at least 70% by weight will provide paste of high conductivity.
  • conductive layer pattern 6 is formed by mixing 90% by weight of Ag powder with polycarbonate resin and screen printing the resultant Ag paste. When powder of any other metal is applied, it will serve the purpose if the resin is mixed with a sufficient amount of metal powder to render the resultant paste effectively conductive.
  • a conductive layer pattern 6 can also be prepared by the process of depositing a layer of any metal selected from the group consisting of Au, Ag, Cu, Pt, Ni, Sn, W, Mo, and Pd on the surface of core sheet 1 by the process of vacuum deposition, sputtering or electroless plating and fabricating a prescribed pattern of conductive layer by photolithography.
  • cover sheet 7 prepared from the same material as that of core sheet 1, is deposited on both top and bottom surfaces of core sheet 1. Cover sheet 7 is fused with the core sheet 1 and conductive layer pattern 6 by applying heat and pressure. Later, the fused mass is punched in the prescribed pattern to provide a required IC card.
  • the above-mentioned IC card manufacturing method embodying the present invention offers the advantages that the IC card can be fabricated with a sufficiently small thickness; electrodes on the IC chip can obviously be connected with the conductive layer pattern without the occurrence of electric short circuiting between the surface of IC chip and the conductive layer pattern; and the IC card embodying the present invention has been experimentally proved to ensure satisfactory operating properties and high reliability.

Abstract

An IC card comprises a thermoplastic resin core sheet and an IC chip bearing a conductive projection formed on an electrode of the IC chip, the IC chip being embedded in the core sheet in such a manner that the exposed top surface of the conductive projection is made flush with the main surface of the core sheet. A conductive layer pattern formed on the main surface of the core sheet is extended for contact with the exposed top surface.

Description

This application is a continuation of application Ser. No. 07/032,450 filed on March 31, 1987, now abandoned.
BACKGROUND OF THE INVENTION
This invention relates to an IC card and the method of manufacturing the same.
In the Japanese Patent application 59-196,206 the present inventors proposed a method of manufacturing an IC card which comprises the steps of embedding a semiconductor IC chip in an insulating core sheet, forming a conductive layer pattern on the main surface of the core sheet, and electrically connecting an electrode deposited on the IC chip to the conductive layer pattern. The proposed IC card-manufacturing method offered the advantage that since the exposed electrode of an IC chip embedded in a core sheet could be directly connected to the conductive layer pattern formed on the main surface of the core sheet, it became possible to provide a thin IC card. In contrast, the conventional IC card-manufacturing method had the drawback in that when the electrode deposited on the IC chip and the conductive layer pattern were connected together by a bonding wire, the so-called loop height (a portion inevitably raised in height due to the bonding wire connection) caused the thickness of the IC card to be increased.
In addition, the previously proposed IC card was further accompanied by the following drawback. Since the surface of the IC chip on which an electrode is formed is made flush with the main surface of the core sheet, part of the conductive layer pattern connected to the electrode contacts part of the surface of the IC chip. The surface of the IC chip is coated with a passivation layer prepared from phosphor silicate glass. Unless, therefore, the passivation layer partly falls off, the above-mentioned contact presents no difficulties. If, however, the passivation layer falls off at the above-mentioned portion, this can cause an electric short circuit between the conductive layer pattern and the IC chip.
SUMMARY OF THE INVENTION
This invention has been accomplished in view of the above-mentioned circumstances and is intended to provide an IC card wherein a conductive layer pattern formed on a core sheet is extended through part of the surface of a semiconductor IC chip embedded in the core sheet, and the conductive layer pattern can be connected to the electrode formed on the IC chip without causing an electric short-circuit between the IC chip and the extended end portion of the conductive layer pattern.
An IC card according to this invention comprises an insulating core sheet, a semiconductor IC chip provided with an electrode and embedded in the core sheet, and a conductive layer pattern deposited on the core sheet for being connected to the electrode, wherein the semiconductor IC chip is provided with a conductive projection formed on the electrode and is embedded in the core sheet in such a manner that the exposed top surface of the conductive projection is made flush with the main surface of the core sheet on which the conductive layer pattern is deposited, and the conductive layer pattern is connected with the conductive projection at the exposed top surface.
A method for manufacturing an IC card involving a thermoplastic resin core sheet and a semiconductor IC chip embedded in the core sheet according to this invention comprises the steps of: preparing the thermoplastic resin core sheet with a greater thickness than that of the semiconductor IC chip and forming at least one hole penetrating the core sheet; forming a conductive projection on an electrode deposited on the semiconductor IC chip; inserting the semiconductor IC chip into the penetrating hole with the conductive projection positioned at the side of the main surface of the core sheet; plastically deforming the core sheet involving the inserted semiconductor IC chip by applying heat and pressure between the main and opposite surfaces until the exposed top surface of the conductive projection is made flush with the main surface of the core sheet; and depositing a conductive layer pattern on the main surface so as to be contacted with the exposed top surface.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a sectional view showing the main parts of an IC card embodying the present invention; and
FIGS. 2A to 2E are sectional views indicating the sequential steps of manufacturing the IC card representing the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to FIG. 1, core sheet 1 of thermoplastic resin is formed of polycarbonate resin (manufactured by Teijin under the trademark "panlite") having a thickness of, for example, 0.32 mm. In the example of FIG. 1 core sheet 1 has two openings 2. Semiconductor IC chip 3, thinner than core sheet 1 (having a thickness of, for example, 0.29 mm), is embedded in each opening 2, as illustrated in FIG. 1. IC chip 3 comprises a plurality of input or output electrodes 4. Conductive projection 5 is formed on each electrode 4. Conductive projection 5 is made flush with the main surface of core sheet 1. A conductive layer pattern 6 is formed on the main surface of core sheet 1. Conductive layer pattern 6 extends through part of the surface of IC chip 3, and is electrically connected with the top surface of conductive projection 5. The side surface of the conductive projection 5 is surrounded by the same material as that of core sheet 1. The upper surface of core sheet 1, including conductive pattern 6, and the lower surface of core sheet 1 are coated with insulating cover sheet 7. Cover sheet 7 is provided with a plurality of holes (not shown). Data is taken into or out of IC chip 3 through the holes and the conductive layer pattern 6.
According to the arrangement of FIG. 1, the electrode 4 deposited on IC chip 3 and the conductive layer pattern 6 are connected together without the aid of a bonding wire, thereby enabling the IC card to be fabricated with a small thickness. Further, a thermoplastic insulating resin sheet prepared from the same material, for example, as core sheet 1, is interposed between the end portions of the conductive layer pattern 6 and the surface of IC chip 3. Even if, therefore, a passivation layer falls off part of the surface of IC chip 3, electric short circuiting does not arise between IC chip 3 and conductive layer pattern 6 through the fallen portion of the passivation layer.
Description may now be made with reference to FIGS. 2A to 2E of the steps of manufacturing an IC card according to the method of the present invention. First, a thermoplastic core sheet (not shown) is provided which has at least one penetrating hole 2 and is made thicker than an IC chip. Then, as shown in FIG. 2A, conductive projections 5 are mounted on electrodes 4 of IC chip 3. Conductive projection 5 should be made of such material as has a lesser hardness than silicon constituting IC chip 3 in order to prevent IC chip 3 from being broken when conductive projection 5 undergoes pressure.
It is preferred that conductive projection 5 be prepared from a transition metal selected from the group consisting of Au, Cu, Ag, Al, Zn, Pd, Sn, Os, Pt and Ir or an low-temperature melting alloy composed of at least two metals selected from the group consisting of Pd, Sn, In, Ag, Ga, Au, Bi, Te, Ge and Sb.
Description may now be made of forming conductive projection 5. When conductive projection 5 is formed of a transition metal, it is preferred to select any of the following processes: ball bonding, electroplating, vacuum deposition, sputtering, ion plating, laser growing and transcripting processes. When a low-temperature melting alloy is chosen, it is preferred to apply ultrasonic waves to the fusion of a low-temperature melting alloy and dip an IC chip in the fusion. Further, conductive projection 5 may also be prepared from a mass composed of metal and resin. In this case, it is advised to mix epoxy resin with silver powder, knead them into a paste and deposit the mass on the electrode of IC chip 3.
The height of conductive projection 5, namely, a height from the surface of IC chip 3 to the surface of conductive projection 5 is preferred to be a measurement arrived at by subtracting the thickness of IC chip 3 (in this example, 0.29 mm) from the thickness of core sheet 1 (in this example, 0.32 mm), namely, larger than 30 microns. In the aforementioned example, ball bonding involving Au was applied to the surface of the electrode of IC chip 3. Later, the bonding wire portion was cut off, thereby retaining Au balls alone on the electrode as conductive projections. In this case the height of the Au ball, namely, conductive projection 5, measured 50 microns.
Then, as shown in FIG. 2B, IC chip 3 provided with conductive projections 5 is inserted into penetrating hole 2 having a larger opening than the outer measurement of IC chip 3. In this case, care is taken to insert IC chip 3 in such a manner that conductive projections 5 are set on the main surface of core sheet 1. Core sheet 1 may be prepared not only from the aforementioned polycarbonate resin, but also from any of the following resins: polyvinyl chloride, polyvinyl chloride-acetate copolymer, polysulfone, polyethylene terephthalate, polyetherketone, polymethyl-pentene, polyallylate, polyether-sulfone, polyether-imide, polyphenylen-sulfide and ABS. When IC chip 3 is inserted into penetrating hole 2, the rear surface of IC chip 3 is made flush with the rear surface of core sheet 1. At this time the top of conductive projection 5 projects 0.02 mm from the front surface (main surface) of core sheet 1.
In the next step, as shown in FIG. 2C, core sheet 1 is sandwiched between two heating and pressurizing members each containing heating coil 8 to be heated and pressurized. Now let it be supposed that polycarbonate core sheet 1 is heated to 200° C., and a pressure of 20 kgf/cm2 is applied between the top and bottom surfaces of core sheet 1. Then core sheet 1 undergoes plastic deformation, and a space between the side surfaces of IC chip 3 and the inner surfaces of penetrating hole 2 is filled with polycarbonate resin. As a result, the top surface of conductive projection 5 is made flush with the main surface of core sheet 1. At this time, the side surface of conductive projection 5 is covered with the material of core sheet 1, and the top surface of conductive projection 5 is exposed. The foregoing step may be replaced by the process of pressurizing conductive projections 5 in advance to reduce its height to a level reached by subtracting the thickness of semiconductor chip 3 from that of core sheet and thereafter pressurizing core sheet 1.
Later, as shown in FIG. 2D, a conductive layer pattern 6 is formed on the main surface of core sheet 1 in such a manner that an end portion of the conductive layer pattern contacts the exposed top surface of conductive projection 5. Conductive layer pattern 6 can be prepared by the process of mixing resin with powder of a single metal selected from the group consisting of Au, Ag, Cu, Pt, Ni, Sn, W, Mo Pd, SiC, C and RuO2, or powder of an alloy composed of at least two metals selected from the group, or powder of metal oxide to provide a conductive paste, and printing the paste.
The content of the metal powder mixed with the resin varies with the kind of the metal. In the case of the powder of Ag, at least 70% by weight will provide paste of high conductivity. In the example of the present invention, conductive layer pattern 6 is formed by mixing 90% by weight of Ag powder with polycarbonate resin and screen printing the resultant Ag paste. When powder of any other metal is applied, it will serve the purpose if the resin is mixed with a sufficient amount of metal powder to render the resultant paste effectively conductive.
A conductive layer pattern 6 can also be prepared by the process of depositing a layer of any metal selected from the group consisting of Au, Ag, Cu, Pt, Ni, Sn, W, Mo, and Pd on the surface of core sheet 1 by the process of vacuum deposition, sputtering or electroless plating and fabricating a prescribed pattern of conductive layer by photolithography.
Later, as indicated in FIG. 2E, cover sheet 7, prepared from the same material as that of core sheet 1, is deposited on both top and bottom surfaces of core sheet 1. Cover sheet 7 is fused with the core sheet 1 and conductive layer pattern 6 by applying heat and pressure. Later, the fused mass is punched in the prescribed pattern to provide a required IC card.
The above-mentioned IC card manufacturing method embodying the present invention offers the advantages that the IC card can be fabricated with a sufficiently small thickness; electrodes on the IC chip can obviously be connected with the conductive layer pattern without the occurrence of electric short circuiting between the surface of IC chip and the conductive layer pattern; and the IC card embodying the present invention has been experimentally proved to ensure satisfactory operating properties and high reliability.

Claims (9)

What is claimed is:
1. An IC card, comprising an insulating core sheet formed of an insulating material and having a main surface, a bottom surface, and at least one through-hole, at least one semiconductor IC chip received within said hole, and having a main surface and a bottom surface, and at least one electrode, and at least one conductive layer pattern deposited on said core sheet, said conductive layer being connected to said electrode; and said semiconductor IC chip being thinner than said core sheet and including at least one conductive projection which is formed on said electrode and has top and side surfaces, said semiconductor IC chip being embedded in said core sheet by the insulating material so that the top surface of said conductive projection and the bottom surface of said IC chip are flush with the main surface and bottom surface of the core sheet, respectively; said conductive layer pattern being deposited on the main surface of said core sheet; and the side surface of said conductive projection and only the peripheral portion of the main surface of said IC chip being covered with the material of said core sheet and said conductive layer pattern being connected with said conductive projection at said top surface.
2. The IC card according to claim 1, wherein said conductive projection is prepared from a softer material than said semiconductor IC chip.
3. The IC card according to claim 2, wherein said conductive projection is prepared from at least one metal selected from the group consisting of Au, Cu, Ag, Al, Zn, Pd, Sn, Os, Pt and Ir.
4. The IC card according to claim 2, wherein said conductive projection is made of an alloy prepared from at least two metals selected from the group consisting of Pd, Sn, In, Ag, Ga, Au, Bi, Te, Ge and Sb.
5. The IC card according to claim 2, wherein said conductive projection is prepared from a mass composed of a metal and a resin.
6. The IC card according to claim 1, wherein said core sheet comprises a thermoplastic core sheet, and said conductive projection is formed in such a manner that a distance from the top surface of said conductive projection to that of said semiconductor IC chip is defined to be equal to or longer than a measurement arrived at by subtracting the thickness of said semiconductor IC chip from that of said thermoplastic core sheet.
7. The IC card according to claim 1, wherein said thermoplastic core sheet is prepared from at least one resin selected from the group consisting of polycarbonate, polyvinyl chloride, polyvinyl chloride-acetate copolymer, polysulfone, polyethylene terephthalate, polyetherketone, polymethylpenten, polyallylate, polyether-sulfone, polyether-imide, polyphenylene-sulfide and ABS.
8. The IC card according to claim 1, wherein said core sheet comprises a thermoplastic core sheet, and said conductive layer pattern is printed on the surface of the thermoplastic resin core sheet by means of conductive paste formed by kneading at least one of the groups consisting of metal powder, metal alloy powder and metal oxide powder with a resin, said metal powder being prepared from at least one metal selected from the group consisting of Au, Ag, Cu, Pt, Ni, Sn, W, Mo, Pd, SiC, C and RuO2 and said metal alloy powder being formed of a metal alloy composed of at least two of metal group.
9. The IC card according to claim 1, wherein said conductive layer pattern is prepared by depositing at least one metal selected from the group consisting of Au, Ag, Cu, Pt, Ni, Sn, W and Mo on the main surface of said core sheet by one of the following processes: vacuum depositing, sputtering, and electroless plating, and then patterning said deposited metal layer by means of photolithography.
US07/403,772 1986-05-20 1989-09-06 IC card and method of manufacturing the same Expired - Fee Related US4931853A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP61-115585 1986-05-20
JP61115585A JPH074995B2 (en) 1986-05-20 1986-05-20 IC card and method of manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US07032450 Continuation 1987-03-31

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US07/508,649 Division US4997791A (en) 1986-05-20 1990-04-13 IC card and method of manufacturing the same

Publications (1)

Publication Number Publication Date
US4931853A true US4931853A (en) 1990-06-05

Family

ID=14666233

Family Applications (2)

Application Number Title Priority Date Filing Date
US07/403,772 Expired - Fee Related US4931853A (en) 1986-05-20 1989-09-06 IC card and method of manufacturing the same
US07/508,649 Expired - Fee Related US4997791A (en) 1986-05-20 1990-04-13 IC card and method of manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US07/508,649 Expired - Fee Related US4997791A (en) 1986-05-20 1990-04-13 IC card and method of manufacturing the same

Country Status (5)

Country Link
US (2) US4931853A (en)
EP (1) EP0246744B1 (en)
JP (1) JPH074995B2 (en)
KR (1) KR900003803B1 (en)
DE (1) DE3782972T2 (en)

Cited By (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5081563A (en) * 1990-04-27 1992-01-14 International Business Machines Corporation Multi-layer package incorporating a recessed cavity for a semiconductor chip
US5155068A (en) * 1989-08-31 1992-10-13 Sharp Kabushiki Kaisha Method for manufacturing an IC module for an IC card whereby an IC device and surrounding encapsulant are thinned by material removal
US5182420A (en) * 1989-04-25 1993-01-26 Cray Research, Inc. Method of fabricating metallized chip carriers from wafer-shaped substrates
US5196377A (en) * 1990-12-20 1993-03-23 Cray Research, Inc. Method of fabricating silicon-based carriers
US5241456A (en) * 1990-07-02 1993-08-31 General Electric Company Compact high density interconnect structure
US5272374A (en) * 1990-07-25 1993-12-21 Mitsubishi Denki Kabushiki Kaisha Production method for an IC card and its IC card
WO1994027318A1 (en) * 1993-05-11 1994-11-24 Micromodule Systems Packaging and interconnect system for integrated circuits
US5401688A (en) * 1991-02-18 1995-03-28 Kabushiki Kaisha Toshiba Semiconductor device of multichip module-type
US5412247A (en) * 1989-07-28 1995-05-02 The Charles Stark Draper Laboratory, Inc. Protection and packaging system for semiconductor devices
US5689136A (en) * 1993-08-04 1997-11-18 Hitachi, Ltd. Semiconductor device and fabrication method
US5739585A (en) * 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US5811879A (en) * 1996-06-26 1998-09-22 Micron Technology, Inc. Stacked leads-over-chip multi-chip module
US5851854A (en) * 1995-08-04 1998-12-22 Giesecke & Devrient Gmbh Method for producing a data carrier
US5899705A (en) * 1997-11-20 1999-05-04 Akram; Salman Stacked leads-over chip multi-chip module
US5952713A (en) * 1994-12-27 1999-09-14 Takahira; Kenichi Non-contact type IC card
WO1999047331A1 (en) * 1998-03-17 1999-09-23 Cardxx, Inc. Method for making tamper-preventing, contact-type, smart cards
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
WO2000005071A1 (en) * 1995-10-17 2000-02-03 Leighton Keith R Radio frequency identification card and hot lamination process for the manufacture of radio frequency identification cards
FR2790849A1 (en) * 1999-03-12 2000-09-15 Gemplus Card Int MANUFACTURING METHOD FOR CONTACTLESS CARD TYPE ELECTRONIC DEVICE
US6208019B1 (en) * 1998-03-13 2001-03-27 Kabushiki Kaisha Toshiba Ultra-thin card-type semiconductor device having an embredded semiconductor element in a space provided therein
US6271586B1 (en) * 1998-10-27 2001-08-07 Ming-Tung Shen Integrated circuit chip and method for fabricating the same
US20010023982A1 (en) * 1998-06-11 2001-09-27 Wallace Robert F. Semiconductor package using terminals formed on a conductive layer of a circuit board
US20020004288A1 (en) * 2000-04-28 2002-01-10 Kazuo Nishiyama Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US6414391B1 (en) 1998-06-30 2002-07-02 Micron Technology, Inc. Module assembly for stacked BGA packages with a common bus bar in the assembly
US6412701B1 (en) * 1997-05-19 2002-07-02 Hitachi Maxell, Ltd. Flexible IC module and method of its manufacture, and method of manufacturing information carrier comprising flexible IC module
US6441736B1 (en) 1999-07-01 2002-08-27 Keith R. Leighton Ultra-thin flexible durable radio frequency identification devices and hot or cold lamination process for the manufacture of ultra-thin flexible durable radio frequency identification devices
US20020175402A1 (en) * 2001-05-23 2002-11-28 Mccormack Mark Thomas Structure and method of embedding components in multi-layer substrates
US6514367B1 (en) 1995-10-17 2003-02-04 Keith R. Leighton Hot lamination process for the manufacture of a combination contact/contactless smart card
US20030057536A1 (en) * 1999-05-21 2003-03-27 Shinko Electric Industries Co., Ltd. Non-contact type IC card
US20030064544A1 (en) * 2000-04-04 2003-04-03 Erik Heinemann Method for producing laminated smart cards
US6545227B2 (en) 2001-07-11 2003-04-08 Mce/Kdi Corporation Pocket mounted chip having microstrip line
US20030092252A1 (en) * 2000-04-24 2003-05-15 Kazuo Nishiyama Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US6603154B2 (en) * 2000-03-24 2003-08-05 Matsushita Electric Industrial Co., Ltd. Semiconductor package and method of manufacturing semiconductor package
US20030214234A1 (en) * 2002-05-20 2003-11-20 Ushiodenki Kabushiki Kaisha Discharge lamp
US20040001324A1 (en) * 2002-06-27 2004-01-01 Ho Kwun Yao Module board having embedded chips and components and method of forming the same
US20040092179A1 (en) * 2002-11-12 2004-05-13 O'rourke Maurice C. Reset speed control for watercraft
US20040214373A1 (en) * 2003-04-22 2004-10-28 Tongbi Jiang Packaged microelectronic devices and methods for packaging microelectronic devices
US20050122698A1 (en) * 2002-06-27 2005-06-09 Via Technologies Inc. Module board having embedded chips and components and method of forming the same
US20050167850A1 (en) * 1995-12-19 2005-08-04 Moden Walter L. Flip-chip adaptor package for bare die
US20080096326A1 (en) * 2005-03-23 2008-04-24 Paul Reed Method for Making Advanced Smart Cards With Integrated Electronics Using Isotropic Thermoset Adhesive Materials With High Quality Exterior Surfaces
US20090065245A1 (en) * 2006-11-13 2009-03-12 Phoenix Precision Technology Corporation Circuit board structure and fabrication method thereof
US20100129962A1 (en) * 2007-02-16 2010-05-27 Richtek Technology Corp. Electronic package structure and method
US20110242782A1 (en) * 2010-04-06 2011-10-06 Chung-Cheng Wang Substrate for an electrical device
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US20140252641A1 (en) * 2013-03-06 2014-09-11 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Ultra High Density Embedded Semiconductor Die Package
US20190164925A1 (en) * 2017-09-28 2019-05-30 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2625067A1 (en) * 1987-12-22 1989-06-23 Sgs Thomson Microelectronics METHOD FOR ATTACHING AN ELECTRONIC COMPONENT AND CONTACTS TO IT
JPH03500033A (en) * 1988-06-21 1991-01-10 ダブリュー　アンド　ティー　エイヴァリー　リミテッド How to make portable electronic tokens
BE1002529A6 (en) * 1988-09-27 1991-03-12 Bell Telephone Mfg Method for an electronic component assembly and memory card in which it is applied.
USRE35578E (en) * 1988-12-12 1997-08-12 Sgs-Thomson Microelectronics, Inc. Method to install an electronic component and its electrical connections on a support, and product obtained thereby
US5227338A (en) * 1990-04-30 1993-07-13 International Business Machines Corporation Three-dimensional memory card structure with internal direct chip attachment
JPH0429338A (en) * 1990-05-24 1992-01-31 Nippon Mektron Ltd Method circuit board for mounting ic and its mounting
FR2672427A1 (en) * 1991-02-04 1992-08-07 Schiltz Andre METHOD AND DEVICE FOR INSERTING CHIPS INTO HOUSINGS OF A SUBSTRATE BY INTERMEDIATE FILM.
JPH06122297A (en) * 1992-08-31 1994-05-06 Sony Chem Corp Ic card and manufacture thereof
DE69325065T2 (en) * 1992-10-02 1999-10-28 Matsushita Electric Ind Co Ltd Semiconductor device, image scanner and method of manufacturing the same
KR0137398B1 (en) * 1992-10-23 1998-04-29 모리시타 요이찌 Fabrication method of sensor & unit
ZA941671B (en) * 1993-03-11 1994-10-12 Csir Attaching an electronic circuit to a substrate.
JP3348528B2 (en) * 1994-07-20 2002-11-20 富士通株式会社 Method for manufacturing semiconductor device, method for manufacturing semiconductor device and electronic circuit device, and electronic circuit device
ATE167319T1 (en) * 1994-11-03 1998-06-15 Fela Holding Ag BASE FILM FOR CHIP CARD
FR2735284B1 (en) * 1995-06-12 1997-08-29 Solaic Sa CHIP FOR ELECTRONIC CARD COATED WITH A LAYER OF INSULATING MATERIAL AND ELECTRONIC CARD CONTAINING SUCH A CHIP
US5874780A (en) * 1995-07-27 1999-02-23 Nec Corporation Method of mounting a semiconductor device to a substrate and a mounted structure
FR2794266B1 (en) * 1999-05-25 2002-01-25 Gemplus Card Int METHOD FOR MANUFACTURING PORTABLE ELECTRONIC DEVICE WITH INTEGRATED CIRCUIT HAVING LOW COST DIELECTRIC
FR2794265B1 (en) 1999-05-25 2003-09-19 Gemplus Card Int METHOD FOR MANUFACTURING SMART CONTACT CARDS WITH LOW COST DIELECTRICS
WO2001005602A1 (en) * 1999-07-21 2001-01-25 Ibiden Co., Ltd. Pc card and method for manufacturing the same
US6506632B1 (en) * 2002-02-15 2003-01-14 Unimicron Technology Corp. Method of forming IC package having downward-facing chip cavity
US7408258B2 (en) * 2003-08-20 2008-08-05 Salmon Technologies, Llc Interconnection circuit and electronic module utilizing same
US20050184376A1 (en) * 2004-02-19 2005-08-25 Salmon Peter C. System in package
US7427809B2 (en) * 2004-12-16 2008-09-23 Salmon Technologies, Llc Repairable three-dimensional semiconductor subsystem
US20070007983A1 (en) * 2005-01-06 2007-01-11 Salmon Peter C Semiconductor wafer tester
JP4657840B2 (en) * 2005-07-14 2011-03-23 新藤電子工業株式会社 Semiconductor device and manufacturing method thereof
US20070023904A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Electro-optic interconnection apparatus and method
US7586747B2 (en) * 2005-08-01 2009-09-08 Salmon Technologies, Llc. Scalable subsystem architecture having integrated cooling channels
US20070023889A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Copper substrate with feedthroughs and interconnection circuits
US20070023923A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Flip chip interface including a mixed array of heat bumps and signal bumps
JP5164362B2 (en) * 2005-11-02 2013-03-21 キヤノン株式会社 Semiconductor embedded substrate and manufacturing method thereof
US7557489B2 (en) * 2007-07-10 2009-07-07 Siemens Medical Solutions Usa, Inc. Embedded circuits on an ultrasound transducer and method of manufacture
US7514290B1 (en) * 2008-04-24 2009-04-07 International Business Machines Corporation Chip-to-wafer integration technology for three-dimensional chip stacking
WO2014006787A1 (en) * 2012-07-04 2014-01-09 パナソニック株式会社 Electronic component mounting structure, ic card, and cof package

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5230184A (en) * 1975-09-02 1977-03-07 Sharp Corp Semiconductor device
JPS577142A (en) * 1980-06-16 1982-01-14 Toshiba Corp Marking method of resin-sealed semiconductor device
JPS577147A (en) * 1980-06-17 1982-01-14 Citizen Watch Co Ltd Mounting construction of semiconductor device
JPS58209133A (en) * 1982-05-14 1983-12-06 エヌ・ベ−・フイリツプス・フル−イランペンフアブリケン Electrically connecting method and personal card utilizing same
JPS6175488A (en) * 1984-09-19 1986-04-17 Toshiba Corp Manufacture of ic card
US4688074A (en) * 1982-04-06 1987-08-18 Citizen Watch Co., Ltd. Connecting structure for a display device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2102421C3 (en) * 1971-01-19 1979-09-06 Siemens Ag, 1000 Berlin Und 8000 Muenchen Process for the production of a structured metallic layer on a ceramic base body
US4214904A (en) * 1978-12-12 1980-07-29 The United States Of America As Represented By The Secretary Of The Air Force Gold-tin-silicon alloy for brazing silicon to metal
FR2489043A1 (en) * 1980-08-20 1982-02-26 Thomson Csf Attaching semiconductor wafer to housing base plate - brazing or soldering using screen printed paste of braze metal or solder
FR2492164B1 (en) * 1980-10-15 1987-01-23 Radiotechnique Compelec METHOD FOR THE SIMULTANEOUS REALIZATION OF MULTIPLE ELECTRICAL LINKS, PARTICULARLY FOR THE ELECTRICAL CONNECTION OF A SEMICONDUCTOR MICRO-WAFER
DE8122540U1 (en) * 1981-07-31 1983-01-13 Philips Patentverwaltung Gmbh, 2000 Hamburg "INFORMATION CARD WITH INTEGRATED BLOCK"

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5230184A (en) * 1975-09-02 1977-03-07 Sharp Corp Semiconductor device
JPS577142A (en) * 1980-06-16 1982-01-14 Toshiba Corp Marking method of resin-sealed semiconductor device
JPS577147A (en) * 1980-06-17 1982-01-14 Citizen Watch Co Ltd Mounting construction of semiconductor device
US4688074A (en) * 1982-04-06 1987-08-18 Citizen Watch Co., Ltd. Connecting structure for a display device
JPS58209133A (en) * 1982-05-14 1983-12-06 エヌ・ベ−・フイリツプス・フル−イランペンフアブリケン Electrically connecting method and personal card utilizing same
US4731645A (en) * 1982-05-14 1988-03-15 U.S. Philips Corporation Connection of a semiconductor to elements of a support, especially of a portable card
JPS6175488A (en) * 1984-09-19 1986-04-17 Toshiba Corp Manufacture of ic card

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"IC Mounting Technology", Chp. 5, Section 1; Active Element-Incorporating Technique by Honda.
IC Mounting Technology , Chp. 5, Section 1; Active Element Incorporating Technique by Honda. *

Cited By (112)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5182420A (en) * 1989-04-25 1993-01-26 Cray Research, Inc. Method of fabricating metallized chip carriers from wafer-shaped substrates
US5412247A (en) * 1989-07-28 1995-05-02 The Charles Stark Draper Laboratory, Inc. Protection and packaging system for semiconductor devices
US5155068A (en) * 1989-08-31 1992-10-13 Sharp Kabushiki Kaisha Method for manufacturing an IC module for an IC card whereby an IC device and surrounding encapsulant are thinned by material removal
US5081563A (en) * 1990-04-27 1992-01-14 International Business Machines Corporation Multi-layer package incorporating a recessed cavity for a semiconductor chip
US5241456A (en) * 1990-07-02 1993-08-31 General Electric Company Compact high density interconnect structure
US5272374A (en) * 1990-07-25 1993-12-21 Mitsubishi Denki Kabushiki Kaisha Production method for an IC card and its IC card
US5196377A (en) * 1990-12-20 1993-03-23 Cray Research, Inc. Method of fabricating silicon-based carriers
US5401688A (en) * 1991-02-18 1995-03-28 Kabushiki Kaisha Toshiba Semiconductor device of multichip module-type
US5998859A (en) * 1993-05-11 1999-12-07 Micromodule Systems, Inc. Packaging and interconnect system for integrated circuits
US5422514A (en) * 1993-05-11 1995-06-06 Micromodule Systems, Inc. Packaging and interconnect system for integrated circuits
WO1994027318A1 (en) * 1993-05-11 1994-11-24 Micromodule Systems Packaging and interconnect system for integrated circuits
US5689136A (en) * 1993-08-04 1997-11-18 Hitachi, Ltd. Semiconductor device and fabrication method
US6486541B2 (en) 1993-08-04 2002-11-26 Hitachi, Ltd. Semiconductor device and fabrication method
US6051877A (en) * 1993-08-04 2000-04-18 Hitachi, Ltd. Semiconductor device and fabrication method
US6291877B1 (en) 1993-08-04 2001-09-18 Hitachi, Ltd. Flexible IC chip between flexible substrates
US5952713A (en) * 1994-12-27 1999-09-14 Takahira; Kenichi Non-contact type IC card
US5851854A (en) * 1995-08-04 1998-12-22 Giesecke & Devrient Gmbh Method for producing a data carrier
USRE40145E1 (en) 1995-10-17 2008-03-11 Leighton Technologies Llc Ultra-thin flexible durable radio frequency identification devices and hot or cold lamination process for the manufacture of ultra-thin flexible durable radio frequency identification devices
US6514367B1 (en) 1995-10-17 2003-02-04 Keith R. Leighton Hot lamination process for the manufacture of a combination contact/contactless smart card
WO2000005071A1 (en) * 1995-10-17 2000-02-03 Leighton Keith R Radio frequency identification card and hot lamination process for the manufacture of radio frequency identification cards
US5739585A (en) * 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US6235554B1 (en) 1995-11-27 2001-05-22 Micron Technology, Inc. Method for fabricating stackable chip scale semiconductor package
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US20100155930A1 (en) * 1995-12-19 2010-06-24 Micron Technology, Inc. Stackable semiconductor device assemblies
US8049317B2 (en) 1995-12-19 2011-11-01 Round Rock Research, Llc Grid array packages
US8198138B2 (en) 1995-12-19 2012-06-12 Round Rock Research, Llc Methods for providing and using grid array packages
US20050167850A1 (en) * 1995-12-19 2005-08-04 Moden Walter L. Flip-chip adaptor package for bare die
US20060211174A1 (en) * 1995-12-19 2006-09-21 Moden Walter L Flip-chip adaptor package for bare die
US20080023853A1 (en) * 1995-12-19 2008-01-31 Micron Technology, Inc. Flip chip adaptor package for bare die
US8164175B2 (en) 1995-12-19 2012-04-24 Round Rock Research, Llc Stackable semiconductor device assemblies
US7329945B2 (en) 1995-12-19 2008-02-12 Micron Technology, Inc. Flip-chip adaptor package for bare die
US7381591B2 (en) 1995-12-19 2008-06-03 Micron Technology, Inc. Flip-chip adaptor package for bare die
US20100148352A1 (en) * 1995-12-19 2010-06-17 Micron Technology, Inc. Grid array packages and assemblies including the same
US8299598B2 (en) 1995-12-19 2012-10-30 Round Rock Research, Llc Grid array packages and assemblies including the same
US20100155966A1 (en) * 1995-12-19 2010-06-24 Micron Technology, Inc. Grid array packages
US6707141B2 (en) 1996-06-26 2004-03-16 Micron Technology, Inc. Multi-chip module substrate for use with leads-over chip type semiconductor devices
US5811879A (en) * 1996-06-26 1998-09-22 Micron Technology, Inc. Stacked leads-over-chip multi-chip module
US6104089A (en) * 1996-06-26 2000-08-15 Micron Technology, Inc. Stacked leads-over chip multi-chip module
US6300163B1 (en) 1996-06-26 2001-10-09 Micron Technology, Inc. Stacked leads-over-chip multi-chip module
US6091143A (en) * 1996-06-26 2000-07-18 Micron Technology, Inc. Stacked leads-over chip multi-chip module
US6412701B1 (en) * 1997-05-19 2002-07-02 Hitachi Maxell, Ltd. Flexible IC module and method of its manufacture, and method of manufacturing information carrier comprising flexible IC module
US5936305A (en) * 1997-11-20 1999-08-10 Micron Technology, Inc. Stacked leads-over chip multi-chip module
US5899705A (en) * 1997-11-20 1999-05-04 Akram; Salman Stacked leads-over chip multi-chip module
US6208019B1 (en) * 1998-03-13 2001-03-27 Kabushiki Kaisha Toshiba Ultra-thin card-type semiconductor device having an embredded semiconductor element in a space provided therein
WO1999047331A1 (en) * 1998-03-17 1999-09-23 Cardxx, Inc. Method for making tamper-preventing, contact-type, smart cards
US6241153B1 (en) 1998-03-17 2001-06-05 Cardxx, Inc. Method for making tamper-preventing, contact-type, smart cards
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US20010023982A1 (en) * 1998-06-11 2001-09-27 Wallace Robert F. Semiconductor package using terminals formed on a conductive layer of a circuit board
US20060180915A1 (en) * 1998-06-11 2006-08-17 Wallace Robert F Semiconductor package using terminals formed on a conductive layer of a circuit board
US7053483B2 (en) 1998-06-11 2006-05-30 Sandisk Corporation Semiconductor package using terminals formed on a conductive layer of a circuit board
US6410355B1 (en) 1998-06-11 2002-06-25 Sandisk Corporation Semiconductor package using terminals formed on a conductive layer of a circuit board
US20050099784A1 (en) * 1998-06-11 2005-05-12 Wallace Robert F. Semiconductor package using terminals formed on a conductive layer of a circuit board
US6867485B2 (en) 1998-06-11 2005-03-15 Sandisk Corporation Semiconductor package using terminals formed on a conductive layer of a circuit board
US7400032B2 (en) 1998-06-30 2008-07-15 Micron Technology, Inc. Module assembly for stacked BGA packages
US20060051953A1 (en) * 1998-06-30 2006-03-09 Corisis David J Module assembly and method for stacked BGA packages
US7396702B2 (en) 1998-06-30 2008-07-08 Micron Technology, Inc. Module assembly and method for stacked BGA packages
US6838768B2 (en) 1998-06-30 2005-01-04 Micron Technology Inc Module assembly for stacked BGA packages
US7279797B2 (en) 1998-06-30 2007-10-09 Micron Technology, Inc. Module assembly and method for stacked BGA packages
US20030197271A1 (en) * 1998-06-30 2003-10-23 Corisis David J. Module assembly for stacked BGA packages
US6414391B1 (en) 1998-06-30 2002-07-02 Micron Technology, Inc. Module assembly for stacked BGA packages with a common bus bar in the assembly
US20060060957A1 (en) * 1998-06-30 2006-03-23 Corisis David J Module assembly and method for stacked BGA packages
US20060049504A1 (en) * 1998-06-30 2006-03-09 Corisis David J Module assembly and method for stacked BGA packages
US7408255B2 (en) 1998-06-30 2008-08-05 Micron Technology, Inc. Assembly for stacked BGA packages
US6271586B1 (en) * 1998-10-27 2001-08-07 Ming-Tung Shen Integrated circuit chip and method for fabricating the same
US6429535B2 (en) * 1998-10-27 2002-08-06 Computech International Ventures Limited Integrated circuit chip and method for fabricating the same
US6429514B2 (en) * 1998-10-27 2002-08-06 Computech International Ventures Limited Integrated circuit chip and method for fabricating the same
US6677186B1 (en) 1999-03-12 2004-01-13 Gemplus Method for making an electronic device such as a contactless card
WO2000055808A1 (en) * 1999-03-12 2000-09-21 Gemplus Method for making an electronic device such as a contactless card
FR2790849A1 (en) * 1999-03-12 2000-09-15 Gemplus Card Int MANUFACTURING METHOD FOR CONTACTLESS CARD TYPE ELECTRONIC DEVICE
US20030057536A1 (en) * 1999-05-21 2003-03-27 Shinko Electric Industries Co., Ltd. Non-contact type IC card
US6441736B1 (en) 1999-07-01 2002-08-27 Keith R. Leighton Ultra-thin flexible durable radio frequency identification devices and hot or cold lamination process for the manufacture of ultra-thin flexible durable radio frequency identification devices
US6603154B2 (en) * 2000-03-24 2003-08-05 Matsushita Electric Industrial Co., Ltd. Semiconductor package and method of manufacturing semiconductor package
US20030064544A1 (en) * 2000-04-04 2003-04-03 Erik Heinemann Method for producing laminated smart cards
US7069652B2 (en) * 2000-04-04 2006-07-04 Infineon Technologies Ag Method for producing laminated smart cards
US6936525B2 (en) 2000-04-24 2005-08-30 Sony Corporation Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US20030092252A1 (en) * 2000-04-24 2003-05-15 Kazuo Nishiyama Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US20020192867A1 (en) * 2000-04-28 2002-12-19 Kazuo Nishiyama Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US6841454B2 (en) 2000-04-28 2005-01-11 Sony Corporation Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US20020004288A1 (en) * 2000-04-28 2002-01-10 Kazuo Nishiyama Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof
US20020175402A1 (en) * 2001-05-23 2002-11-28 Mccormack Mark Thomas Structure and method of embedding components in multi-layer substrates
US6545227B2 (en) 2001-07-11 2003-04-08 Mce/Kdi Corporation Pocket mounted chip having microstrip line
US20030214234A1 (en) * 2002-05-20 2003-11-20 Ushiodenki Kabushiki Kaisha Discharge lamp
US6865089B2 (en) * 2002-06-27 2005-03-08 Via Technologies, Inc. Module board having embedded chips and components and method of forming the same
US20040001324A1 (en) * 2002-06-27 2004-01-01 Ho Kwun Yao Module board having embedded chips and components and method of forming the same
US20050122698A1 (en) * 2002-06-27 2005-06-09 Via Technologies Inc. Module board having embedded chips and components and method of forming the same
US6972964B2 (en) 2002-06-27 2005-12-06 Via Technologies Inc. Module board having embedded chips and components and method of forming the same
US20040092179A1 (en) * 2002-11-12 2004-05-13 O'rourke Maurice C. Reset speed control for watercraft
US7550847B2 (en) 2003-04-22 2009-06-23 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
US7655500B2 (en) 2003-04-22 2010-02-02 Micron Technology Packaged microelectronic devices and methods for packaging microelectronic devices
US20040214373A1 (en) * 2003-04-22 2004-10-28 Tongbi Jiang Packaged microelectronic devices and methods for packaging microelectronic devices
US20060030150A1 (en) * 2003-04-22 2006-02-09 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
US7312101B2 (en) * 2003-04-22 2007-12-25 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
US20080132006A1 (en) * 2003-04-22 2008-06-05 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
US20080099917A1 (en) * 2003-04-22 2008-05-01 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
US7329949B2 (en) 2003-04-22 2008-02-12 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
US8324021B2 (en) 2005-03-23 2012-12-04 Paul Reed Advanced smart cards with integrated electronics in bottom layer and method of making such advanced smart cards
US20080096326A1 (en) * 2005-03-23 2008-04-24 Paul Reed Method for Making Advanced Smart Cards With Integrated Electronics Using Isotropic Thermoset Adhesive Materials With High Quality Exterior Surfaces
US8012809B2 (en) 2005-03-23 2011-09-06 Cardxx, Inc. Method for making advanced smart cards with integrated electronics using isotropic thermoset adhesive materials with high quality exterior surfaces
US9484224B2 (en) 2006-11-13 2016-11-01 Unimicron Technology Corp. Method of fabricating a circuit board structure
US20090065245A1 (en) * 2006-11-13 2009-03-12 Phoenix Precision Technology Corporation Circuit board structure and fabrication method thereof
US8399778B2 (en) * 2006-11-13 2013-03-19 Unimicron Technology Corp. Circuit board structure and fabrication method thereof
US7960213B2 (en) * 2007-02-16 2011-06-14 Richtek Technology Corp. Electronic package structure and method
US20100129962A1 (en) * 2007-02-16 2010-05-27 Richtek Technology Corp. Electronic package structure and method
US20110242782A1 (en) * 2010-04-06 2011-10-06 Chung-Cheng Wang Substrate for an electrical device
US9627338B2 (en) * 2013-03-06 2017-04-18 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming ultra high density embedded semiconductor die package
US20140252641A1 (en) * 2013-03-06 2014-09-11 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Ultra High Density Embedded Semiconductor Die Package
US20170186660A1 (en) * 2013-03-06 2017-06-29 STATS ChipPAC Pte. Ltd. Semiconductor Device and Method of Forming Ultra High Density Embedded Semiconductor Die Package
TWI654735B (en) 2013-03-06 2019-03-21 新加坡商史達晶片有限公司 Semiconductor device and method of forming ultra high density embedded semiconductor die package
US11227809B2 (en) * 2013-03-06 2022-01-18 Jcet Semiconductor (Shaoxing) Co., Ltd. Semiconductor device and method of forming ultra high density embedded semiconductor die package
US20220093479A1 (en) * 2013-03-06 2022-03-24 Jcet Semiconductor (Shaoxing) Co., Ltd. Semiconductor Device and Method of Forming Ultra High Density Embedded Semiconductor Die Package
US20190164925A1 (en) * 2017-09-28 2019-05-30 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure
US10629560B2 (en) * 2017-09-28 2020-04-21 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure

Also Published As

Publication number Publication date
DE3782972T2 (en) 1993-04-29
KR900003803B1 (en) 1990-05-31
DE3782972D1 (en) 1993-01-21
EP0246744A2 (en) 1987-11-25
EP0246744A3 (en) 1989-06-14
JPS62270393A (en) 1987-11-24
JPH074995B2 (en) 1995-01-25
US4997791A (en) 1991-03-05
KR880014641A (en) 1988-12-24
EP0246744B1 (en) 1992-12-09

Similar Documents

Publication Publication Date Title
US4931853A (en) IC card and method of manufacturing the same
US4442966A (en) Method of simultaneously manufacturing multiple electrical connections between two electrical elements
US4970571A (en) Bump and method of manufacturing the same
US7777352B2 (en) Semiconductor device with semiconductor device components embedded in plastic package compound
US4887760A (en) Bonding sheet for electronic component and method of bonding electronic component using the same
US6093964A (en) Connection structure utilizing a metal bump and metal bump manufacturing method
EP1102332A2 (en) Photovoltaic panel and method of producing same
US5897724A (en) Method of producing a hybrid integrated circuit
EP0706208A2 (en) Semiconductor package integral with semiconductor chip and method of manufacturing thereof
US6614113B2 (en) Semiconductor device and method for producing the same
CN1145205C (en) Array type multichip device and its manufacturing method
US6847116B2 (en) Chip-type semiconductor light-emitting device
JPS61142750A (en) Insulating substrate
US4907061A (en) Electronic device
US6087712A (en) Lead frame containing leads plated with tin alloy for increased wettability and method for plating the leads
EP1278404A1 (en) Circuit board and production method thereof
US5119272A (en) Circuit board and method of producing circuit board
JPH071790B2 (en) Method for manufacturing plug-in type semiconductor package
JP2627509B2 (en) Electronic component having conductive layer
JP2538605B2 (en) Electronic component manufacturing method
JP2575749B2 (en) Method for manufacturing lead in semiconductor device
JPS6221267B2 (en)
JP2572570B2 (en) Pinless package mounting method
JPS605224B2 (en) Packages for integrated circuits
JP3181011B2 (en) Package for storing semiconductor elements

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, A CORP. OF JAPAN, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:OHUCHI, MASAYUKI;OODAIRA, HIROSI;YOSHIDA, KENICHI;REEL/FRAME:005280/0020

Effective date: 19870313

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20020605