US4916695A - Stored program controlled real time system including three substantially identical processors - Google Patents
Stored program controlled real time system including three substantially identical processors Download PDFInfo
- Publication number
- US4916695A US4916695A US07/176,759 US17675988A US4916695A US 4916695 A US4916695 A US 4916695A US 17675988 A US17675988 A US 17675988A US 4916695 A US4916695 A US 4916695A
- Authority
- US
- United States
- Prior art keywords
- processor
- processors
- real time
- reserve
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
- G06F11/183—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components
- G06F11/184—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components where the redundant components implement processing functionality
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1687—Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling
Abstract
Description
Claims (6)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE8701618 | 1987-04-16 | ||
SE8701618A SE457391B (en) | 1987-04-16 | 1987-04-16 | PROGRAM MEMORY MANAGED REAL TIME SYSTEM INCLUDING THREE MAINLY IDENTICAL PROCESSORS |
Publications (1)
Publication Number | Publication Date |
---|---|
US4916695A true US4916695A (en) | 1990-04-10 |
Family
ID=20368239
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/176,759 Expired - Lifetime US4916695A (en) | 1987-04-16 | 1988-04-01 | Stored program controlled real time system including three substantially identical processors |
Country Status (4)
Country | Link |
---|---|
US (1) | US4916695A (en) |
EP (1) | EP0287539B1 (en) |
DE (1) | DE3863310D1 (en) |
SE (1) | SE457391B (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5168499A (en) * | 1990-05-02 | 1992-12-01 | California Institute Of Technology | Fault detection and bypass in a sequence information signal processor |
US5339404A (en) * | 1991-05-28 | 1994-08-16 | International Business Machines Corporation | Asynchronous TMR processing system |
US5428769A (en) * | 1992-03-31 | 1995-06-27 | The Dow Chemical Company | Process control interface system having triply redundant remote field units |
US5434997A (en) * | 1992-10-02 | 1995-07-18 | Compaq Computer Corp. | Method and apparatus for testing and debugging a tightly coupled mirrored processing system |
US5630056A (en) * | 1994-09-20 | 1997-05-13 | Stratus Computer, Inc. | Digital data processing methods and apparatus for fault detection and fault tolerance |
US5758058A (en) * | 1993-03-31 | 1998-05-26 | Intel Corporation | Apparatus and method for initializing a master/checker fault detecting microprocessor |
US6247144B1 (en) * | 1991-01-31 | 2001-06-12 | Compaq Computer Corporation | Method and apparatus for comparing real time operation of object code compatible processors |
US20020144175A1 (en) * | 2001-03-28 | 2002-10-03 | Long Finbarr Denis | Apparatus and methods for fault-tolerant computing using a switching fabric |
US20020152418A1 (en) * | 2001-04-11 | 2002-10-17 | Gerry Griffin | Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep |
US20020194548A1 (en) * | 2001-05-31 | 2002-12-19 | Mark Tetreault | Methods and apparatus for computer bus error termination |
US6633996B1 (en) | 2000-04-13 | 2003-10-14 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus architecture |
US6687851B1 (en) | 2000-04-13 | 2004-02-03 | Stratus Technologies Bermuda Ltd. | Method and system for upgrading fault-tolerant systems |
US6691257B1 (en) | 2000-04-13 | 2004-02-10 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus protocol and method for using the same |
US6691225B1 (en) | 2000-04-14 | 2004-02-10 | Stratus Technologies Bermuda Ltd. | Method and apparatus for deterministically booting a computer system having redundant components |
US6708283B1 (en) | 2000-04-13 | 2004-03-16 | Stratus Technologies, Bermuda Ltd. | System and method for operating a system with redundant peripheral bus controllers |
US6718474B1 (en) | 2000-09-21 | 2004-04-06 | Stratus Technologies Bermuda Ltd. | Methods and apparatus for clock management based on environmental conditions |
US6735715B1 (en) | 2000-04-13 | 2004-05-11 | Stratus Technologies Bermuda Ltd. | System and method for operating a SCSI bus with redundant SCSI adaptors |
US6766479B2 (en) | 2001-02-28 | 2004-07-20 | Stratus Technologies Bermuda, Ltd. | Apparatus and methods for identifying bus protocol violations |
US6820213B1 (en) | 2000-04-13 | 2004-11-16 | Stratus Technologies Bermuda, Ltd. | Fault-tolerant computer system with voter delay buffer |
US6948010B2 (en) | 2000-12-20 | 2005-09-20 | Stratus Technologies Bermuda Ltd. | Method and apparatus for efficiently moving portions of a memory block |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE461484B (en) * | 1988-06-23 | 1990-02-19 | Ellemtel Utvecklings Ab | SETTING AND DEVICE MAKING A START SIGNAL FOR PARALLEL SYNCHRONOUS OPERATION OF THREE MAINLY IDENTICAL DATA PROCESSING UNITS |
US5129080A (en) * | 1990-10-17 | 1992-07-07 | International Business Machines Corporation | Method and system increasing the operational availability of a system of computer programs operating in a distributed system of computers |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4099241A (en) * | 1973-10-30 | 1978-07-04 | Telefonaktiebolaget L M Ericsson | Apparatus for facilitating a cooperation between an executive computer and a reserve computer |
GB2093614A (en) * | 1981-02-19 | 1982-09-02 | Plessey Co Ltd | Triply redundant microprocessor system |
US4375683A (en) * | 1980-11-12 | 1983-03-01 | August Systems | Fault tolerant computational system and voter circuit |
US4400792A (en) * | 1980-01-30 | 1983-08-23 | Siemens Aktiengesellschaft | Dual-channel data processing system for railroad safety purposes |
US4453210A (en) * | 1979-04-17 | 1984-06-05 | Hitachi, Ltd. | Multiprocessor information processing system having fault detection function based on periodic supervision of updated fault supervising codes |
US4583224A (en) * | 1982-11-08 | 1986-04-15 | Hitachi, Ltd. | Fault tolerable redundancy control |
EP0190034A2 (en) * | 1985-01-28 | 1986-08-06 | The Charles Stark Draper Laboratory, Inc. | Multi-channel redundant processing systems |
US4667284A (en) * | 1983-05-18 | 1987-05-19 | Hitachi, Ltd. | Multiplexing control unit |
US4773072A (en) * | 1985-05-21 | 1988-09-20 | Alfred Teves Gmbh | Method and circuit configuration for suppressing short-time interferences |
-
1987
- 1987-04-16 SE SE8701618A patent/SE457391B/en not_active IP Right Cessation
-
1988
- 1988-03-30 EP EP88850110A patent/EP0287539B1/en not_active Expired
- 1988-03-30 DE DE8888850110T patent/DE3863310D1/en not_active Expired - Lifetime
- 1988-04-01 US US07/176,759 patent/US4916695A/en not_active Expired - Lifetime
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4099241A (en) * | 1973-10-30 | 1978-07-04 | Telefonaktiebolaget L M Ericsson | Apparatus for facilitating a cooperation between an executive computer and a reserve computer |
US4453210A (en) * | 1979-04-17 | 1984-06-05 | Hitachi, Ltd. | Multiprocessor information processing system having fault detection function based on periodic supervision of updated fault supervising codes |
US4400792A (en) * | 1980-01-30 | 1983-08-23 | Siemens Aktiengesellschaft | Dual-channel data processing system for railroad safety purposes |
US4375683A (en) * | 1980-11-12 | 1983-03-01 | August Systems | Fault tolerant computational system and voter circuit |
GB2093614A (en) * | 1981-02-19 | 1982-09-02 | Plessey Co Ltd | Triply redundant microprocessor system |
US4583224A (en) * | 1982-11-08 | 1986-04-15 | Hitachi, Ltd. | Fault tolerable redundancy control |
US4667284A (en) * | 1983-05-18 | 1987-05-19 | Hitachi, Ltd. | Multiplexing control unit |
EP0190034A2 (en) * | 1985-01-28 | 1986-08-06 | The Charles Stark Draper Laboratory, Inc. | Multi-channel redundant processing systems |
US4773072A (en) * | 1985-05-21 | 1988-09-20 | Alfred Teves Gmbh | Method and circuit configuration for suppressing short-time interferences |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5168499A (en) * | 1990-05-02 | 1992-12-01 | California Institute Of Technology | Fault detection and bypass in a sequence information signal processor |
US6247144B1 (en) * | 1991-01-31 | 2001-06-12 | Compaq Computer Corporation | Method and apparatus for comparing real time operation of object code compatible processors |
US5339404A (en) * | 1991-05-28 | 1994-08-16 | International Business Machines Corporation | Asynchronous TMR processing system |
US5428769A (en) * | 1992-03-31 | 1995-06-27 | The Dow Chemical Company | Process control interface system having triply redundant remote field units |
US5862315A (en) * | 1992-03-31 | 1999-01-19 | The Dow Chemical Company | Process control interface system having triply redundant remote field units |
US5970226A (en) * | 1992-03-31 | 1999-10-19 | The Dow Chemical Company | Method of non-intrusive testing for a process control interface system having triply redundant remote field units |
US6061809A (en) * | 1992-03-31 | 2000-05-09 | The Dow Chemical Company | Process control interface system having triply redundant remote field units |
US5434997A (en) * | 1992-10-02 | 1995-07-18 | Compaq Computer Corp. | Method and apparatus for testing and debugging a tightly coupled mirrored processing system |
US5758058A (en) * | 1993-03-31 | 1998-05-26 | Intel Corporation | Apparatus and method for initializing a master/checker fault detecting microprocessor |
US5630056A (en) * | 1994-09-20 | 1997-05-13 | Stratus Computer, Inc. | Digital data processing methods and apparatus for fault detection and fault tolerance |
US5838900A (en) * | 1994-09-20 | 1998-11-17 | Stratus Computer, Inc. | Digital data processing methods and apparatus for fault detection and fault tolerance |
US6708283B1 (en) | 2000-04-13 | 2004-03-16 | Stratus Technologies, Bermuda Ltd. | System and method for operating a system with redundant peripheral bus controllers |
US6735715B1 (en) | 2000-04-13 | 2004-05-11 | Stratus Technologies Bermuda Ltd. | System and method for operating a SCSI bus with redundant SCSI adaptors |
US6633996B1 (en) | 2000-04-13 | 2003-10-14 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus architecture |
US6687851B1 (en) | 2000-04-13 | 2004-02-03 | Stratus Technologies Bermuda Ltd. | Method and system for upgrading fault-tolerant systems |
US6691257B1 (en) | 2000-04-13 | 2004-02-10 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus protocol and method for using the same |
US6820213B1 (en) | 2000-04-13 | 2004-11-16 | Stratus Technologies Bermuda, Ltd. | Fault-tolerant computer system with voter delay buffer |
US6691225B1 (en) | 2000-04-14 | 2004-02-10 | Stratus Technologies Bermuda Ltd. | Method and apparatus for deterministically booting a computer system having redundant components |
US6718474B1 (en) | 2000-09-21 | 2004-04-06 | Stratus Technologies Bermuda Ltd. | Methods and apparatus for clock management based on environmental conditions |
US6948010B2 (en) | 2000-12-20 | 2005-09-20 | Stratus Technologies Bermuda Ltd. | Method and apparatus for efficiently moving portions of a memory block |
US6766479B2 (en) | 2001-02-28 | 2004-07-20 | Stratus Technologies Bermuda, Ltd. | Apparatus and methods for identifying bus protocol violations |
US20020144175A1 (en) * | 2001-03-28 | 2002-10-03 | Long Finbarr Denis | Apparatus and methods for fault-tolerant computing using a switching fabric |
US7065672B2 (en) | 2001-03-28 | 2006-06-20 | Stratus Technologies Bermuda Ltd. | Apparatus and methods for fault-tolerant computing using a switching fabric |
US20020152418A1 (en) * | 2001-04-11 | 2002-10-17 | Gerry Griffin | Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep |
US6928583B2 (en) | 2001-04-11 | 2005-08-09 | Stratus Technologies Bermuda Ltd. | Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep |
US20020194548A1 (en) * | 2001-05-31 | 2002-12-19 | Mark Tetreault | Methods and apparatus for computer bus error termination |
US6996750B2 (en) | 2001-05-31 | 2006-02-07 | Stratus Technologies Bermuda Ltd. | Methods and apparatus for computer bus error termination |
Also Published As
Publication number | Publication date |
---|---|
DE3863310D1 (en) | 1991-07-25 |
SE457391B (en) | 1988-12-19 |
EP0287539B1 (en) | 1991-06-19 |
SE8701618L (en) | 1988-10-17 |
SE8701618D0 (en) | 1987-04-16 |
EP0287539A1 (en) | 1988-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4916695A (en) | Stored program controlled real time system including three substantially identical processors | |
EP0237106B1 (en) | a method and a system for synchronizing clocks in a bus type local network | |
US4888728A (en) | Multipoint link data-transmission control system | |
US5146585A (en) | Synchronized fault tolerant clocks for multiprocessor systems | |
KR0157924B1 (en) | Data transfer system and its method | |
US5506833A (en) | PCA transmission apparatus and PCA transmission method | |
US5123100A (en) | Timing control method in a common bus system having delay and phase correcting circuits for transferring data in synchronization and time division slot among a plurality of transferring units | |
US5421002A (en) | Method for switching between redundant buses in a distributed processing system | |
EP0075859B1 (en) | Signal diagnostic method and apparatus for multiple transmission system | |
US4885740A (en) | Digital signal switch | |
US5481753A (en) | I/O device having identification register and data register where identification register indicates output from the data register to be an identifier or normal data | |
US6490317B1 (en) | Data, path and flow integrity monitor | |
JPH01231450A (en) | Synchronizing clock supply system for communication system | |
KR100406863B1 (en) | Device for generating clock of multi-computer system | |
JPH10322379A (en) | Clock path changeover method | |
EP0367221B1 (en) | Drop/insert multiplexer for data channel access units | |
US6516419B1 (en) | Network synchronization method and non-break clock switching method in extended bus connection system | |
KR100439148B1 (en) | Frame Synchronous Signal Output Apparatus And Method In Multi System | |
US6510134B1 (en) | Non-break change-over device for redundancy system in information transmission systems | |
KR910000875B1 (en) | A method and an apparatus for transfering serial data without addressing of i/o modules in programmable logic controller | |
SU1290260A1 (en) | Device for automatic control of reconfiguration of objects of automatic control system | |
JPS59200365A (en) | Transfer system of control information | |
JP2746144B2 (en) | Selective monitoring system | |
RU1837304C (en) | Device for communication between processors | |
JPH0569332B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TELEFONAKTIEBOLAGET L M ERICSSON, S-126 25 STOCKHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:OSSFELDT, BENGT E.;REEL/FRAME:004898/0325 Effective date: 19880317 Owner name: TELEFONAKTIEBOLAGET L M ERICSSON, A CORP. OF SWEDE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OSSFELDT, BENGT E.;REEL/FRAME:004898/0325 Effective date: 19880317 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |