US20140167684A1 - Shunt circuit, charging system and integrated circuit - Google Patents
Shunt circuit, charging system and integrated circuit Download PDFInfo
- Publication number
- US20140167684A1 US20140167684A1 US14/106,346 US201314106346A US2014167684A1 US 20140167684 A1 US20140167684 A1 US 20140167684A1 US 201314106346 A US201314106346 A US 201314106346A US 2014167684 A1 US2014167684 A1 US 2014167684A1
- Authority
- US
- United States
- Prior art keywords
- shunt
- resistor
- current
- detection voltage
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0013—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries acting upon several batteries simultaneously or sequentially
- H02J7/0014—Circuits for equalisation of charge between batteries
- H02J7/0016—Circuits for equalisation of charge between batteries using shunting, discharge or bypass circuits
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
- H02J7/00302—Overcharge protection
Definitions
- the present disclosure relates to a shunt circuit, a charging system and an integrated circuit.
- such a conventional shunt resistance scheme may not prevent cell overcharging since this scheme is configured to flow a shunt current only by an operation of a switch. For example, if a cell is deteriorated due to aging, an increase in a battery voltage supplied to the cell cannot be sufficiently suppressed, which may result in overcharging of the cell. In particular, since a lifetime of a lithium ion battery cell may be shortened due to overcharging, there is a need to prevent the overcharging.
- a charging system including: a charging unit configured to generate a charging current; a plurality of storage elements connected in series to the charging unit; and a plurality of shunt circuits which are connected respectively in parallel to the plurality of storage cells and are configured to shunt a shunt current from the charging current when a battery voltage supplied to the storage elements reaches a detection voltage, wherein the shunt circuits increase the detection voltage step by step and, at the same time, increase the shunt current whenever the battery voltage reaches the detection voltage.
- an integrated circuit equipped with any one of the above-described shunt circuits.
- FIG. 1 is a schematic circuit block diagram of a shunt circuit.
- FIG. 2 is a schematic circuit block diagram of a charging system including the shunt circuit.
- FIG. 3 is a detailed schematic circuit block diagram of the shunt circuit of the charging system.
- FIG. 6 is a schematic circuit block diagram of a charging system including the shunt circuit according to the first embodiment.
- FIG. 7 is a detailed schematic circuit block diagram of the shunt circuit of the charging system according to the first embodiment.
- FIGS. 8A to 8C are graphs schematically showing waveform examples of a battery voltage, a battery current, and a shunt current, respectively, in the charging system according to the first embodiment.
- FIG. 9 is a schematic circuit block diagram of a shunt circuit according to a second embodiment.
- FIG. 10A is a schematic circuit block diagram of the neighborhood of a first OP amplifier in the shunt circuit according to the second embodiment.
- FIG. 10B is a schematic circuit block diagram of the neighborhood of a second OP amplifier in the shunt circuit according to the second embodiment.
- FIG. 11 is a schematic circuit block diagram of a charging system including the shunt circuit according to the second embodiment.
- FIG. 12 is a detailed schematic circuit block diagram of the shunt circuit of the charging system according to the second embodiment.
- FIG. 14 is a schematic circuit block diagram of a charging system including the shunt circuit according to the third embodiment.
- FIG. 1 is a schematic circuit block diagram of a shunt circuit S0.
- the shunt circuit S0 is connected in parallel to a cell C and includes a reference voltage generator 101 , an operational (OP) amplifier 102 , a transistor 103 , resistors R 101 and R 102 and a shunt resistor R shunt .
- the cell C is an electricity storage element such as a lithium ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cell, a SCiB® cell or the like, and is charged/discharged according to predetermined charging characteristics and discharging load characteristics.
- a dotted line 20 shown in FIG. 1 indicates an area that may be mounted on an integrated circuit such as an LSI (Large Scale Integration).
- LSI Large Scale Integration
- the shunt resistor R shunt may also be mounted on the LSI.
- FIG. 2 is a schematic circuit block diagram of a charging system 100 .
- the charging system 100 includes a charging unit 10 generating the charging current I chg , a plurality of cells C 1 , C 2 , C 3 , . . . , C n-2 , C n-1 and C n , connected in series to the charging unit 10 , and a plurality of shunt circuits S0 — 1, S0 — 2, S0 — 3, . . . , S0_n ⁇ 2, S0_n ⁇ 1 and S0_n connected respectively in parallel to the plurality of cells C 1 , C 2 , C 3 , . . . , C n-2 , C n-1 and C n .
- each cell C 1 , C 2 , C 3 , . . . , C n-2 , C n-1 and C n is provided with a bypass path through which a cell having a battery voltage V bat higher than the full charging voltage is bypassed while a cell having a battery voltage V bat lower than the full charging voltage is being charged, thereby achieving an uniform cell voltage.
- the shunt circuit S0 — 1 shunts a shunt current I shunt from the charging current I chg to prevent overcharging of the cell C 1 .
- FIG. 3 is a detailed schematic circuit block diagram of the charging system 100 .
- the OP amplifier 102 has a non-inverted input terminal connected to both terminals of the cell C 1 via the resistors R 101 and R 102 and an inverted input terminal connected to a negative ( ⁇ ) terminal of the cell C 1 via the reference voltage generator 101 .
- the transistor 103 has a drain connected to a positive (+) terminal of the cell C 1 via the shunt resistor R shunt , a source connected to the negative terminal of the cell C 1 , and a gate connected to an output terminal of the OP amplifier 102 .
- FIGS. 4A to 4C are graphs schematically showing waveform examples of the battery voltage V bat , the battery current I bat , and the shunt current, respectively, in the charging system 100 .
- FIG. 5 is a schematic circuit block diagram of a shunt circuit S1 according to the first embodiment.
- the shunt circuit S1 includes a shunt resistor R shunt , a transistor 4 connected in parallel to a storage element (cell) C via the shunt resistor R shunt , a reference voltage generator 1 which generates a reference voltage V ref , a first OP amplifier 2 which compares a battery voltage V bat supplied to the storage element C with a detection voltage V chg that may have two or more predetermined values, and a second OP amplifier 3 which drives the transistor 4 to shunt a shunt current I shunt from a charging current I chg when the battery voltage V bat reaches the detection voltage V chg .
- the detection voltage V chg may be increased step by step whenever the battery voltage V bat reaches the detection voltage V chg , and the shunt current I shunt is increased when the detection voltage V chg is increased.
- the shunt circuit S1 includes first sense resistors R 3 and R 4 connected to an input terminal of the first OP amplifier 2 , and second sense resistors R 1 and R 2 connected to an input terminal of the second OP amplifier 3 .
- the detection voltage V chg may be increased by changing the resistance of the first sense resistors R 3 and R 4
- the shunt current I shunt may be increased by changing the resistance of the second sense resistors R 1 and R 2 .
- V chg a voltage value of the detection voltage V chg
- V ref a voltage value of the reference voltage V ref supplied to the first OP amplifier 2
- resistances of the first sense resistors R 3 and R 4 are R 3 and R 4 , respectively
- the shunt resistor R shunt may be connected to a source of the transistor 4 .
- the storage element C may be one of a lithium ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cell and a SCiB cell.
- the shunt circuit S1 may be mounted on an integrated circuit such as LSI.
- the shunt circuit S1 includes the reference voltage generator 1 , the first OP amplifier 2 , the second OP amplifier 3 , the transistor 4 , the resistors R 1 , R 2 , R 3 and R 4 and the shunt resistor R shunt . While the shunt resistor R shunt is disposed on a shunt line, the resistors R 1 , R 2 , R 3 and R 4 are disposed on the sense lines.
- the resistors R 3 and R 4 may be referred to as “first sense resistors” and the resistors R 3 and R 4 may be referred to as “second sense resistors.”
- the resistors R 1 and R 3 are variable resistors but may be simply referred to as resistors.
- the first OP amplifier 2 compares the battery voltage V bat with the detection voltage V chg . As described above, the detection voltage V chg is calculated based on the reference voltage V ref . When the battery voltage V bat reaches the detection voltage V chg , the second OP amplifier 3 drives the transistor 4 to shunt the shunt current I shunt from the charging current I chg .
- the detection voltage V chg is increased step by step, and the shunt current I shunt is increased whenever the battery voltage V bat reaches the detection voltage V chg .
- This can more limit the battery current I bat than the basic configuration, thereby further preventing an increase in the battery voltage V bat . Accordingly, the storage element C can be prevented from being overcharged even when the storage element C is deteriorated with aging.
- a dotted line 21 shown in FIG. 5 indicates an area that may be mounted on an LSI (Large Scale Integration).
- LSI Large Scale Integration
- the shunt resistor R shunt may also be mounted on the LSI.
- FIG. 6 is a schematic circuit block diagram of a charging system 110 according to the first embodiment.
- the charging system 110 includes a charging unit 10 generating the charging current I chg , a plurality of cells C 1 , C 2 , C 3 , . . . , C n-2 , C n-1 and C n , connected in series to the charging unit 10 , and a plurality of shunt circuits S1 — 1, S1 — 2, S1 — 3, S1_n ⁇ 2, S1_n ⁇ 1 and S1_n which are connected respectively in parallel to the plurality of cells C 1 , C 2 , C 3 , . . .
- the shunt circuits S1 — 1, S1 — 2, S1 — 3, S1_n ⁇ 2, S1_n ⁇ 1 and S1_n increases the shunt current I shunt whenever the battery voltage V bat reaches the detection voltage V chg .
- FIG. 7 is a detailed schematic circuit block diagram of the charging system 110 according to the first embodiment.
- the first OP amplifier 2 has a non-inverted input terminal connected to both terminals of the cell C 1 via the resistors R 3 and R 4 and an inverted input terminal connected to a negative ( ⁇ ) terminal of the cell C 1 via the reference voltage generator 1 .
- the second OP amplifier 3 has a non-inverted input terminal connected to both terminals of the cell C 1 via the resistors R 1 and R 2 and an inverted input terminal connected to the negative ( ⁇ ) terminal of the cell C 1 via the shunt resistor R shunt .
- the detection voltage V chg may have at least two values including a first detection voltage V chg1 and a second detection voltage V chg2 that is higher than the first detection voltage V chg1 .
- the first OP amplifier 2 transmits a detection signal to the second OP amplifier 3 .
- the detection voltage V chg is increased from V chg1 to V chg2 by increasing the resistance of the resistor R 3 . Since the detection voltage V chg and the reference voltage V ref have the relationship expressed by the following equation (2), the battery voltage V bat is expressed by the following equation (3).
- V bat ( R 3 +R 4)/ R 4 ⁇ V ref (3)
- the second OP amplifier 3 drives the transistor 4 .
- the shunt current I shunt1 flows out via the shunt resistor R shunt , as shown in FIG. 8C .
- the battery current I bat has a value I bat1 which corresponds to a subtraction of the shunt current I shunt1 from the charging current I chg , as shown in FIG. 8B . Accordingly, as shown in FIG. 8A , the charging of the battery voltage V bat can be suppressed after time t 1 .
- the detection voltage V chg may be increased from V chg2 to V chg3 (not shown) by further increasing the resistance of the resistor R 3 .
- the shunt current I shunt is increased to I shunt2 as shown in FIG. 8C .
- the shunt current I shunt is expressed by the following equation (4).
- I shunt ⁇ [R 2 /( R 1 +R 2 )] V bat ⁇ /R shunt (4)
- the battery current I bat has a value I bat2 which corresponds to a subtraction of the shunt current I shunt1 from the charging current I chg , as shown in FIG. 8B . Accordingly, as shown in FIG. 8A , the charging of the battery voltage V bat can be further suppressed after time t 2 .
- the resistance of the resistor R 3 and the resistance of the resistor R 1 may be further changed. This step is repeated by the required number of times by which all cells C t , C 2 , C 3 , . . . , C n-2 , C n-1 and C n reach the full charging voltage with good balance. This can achieve a charging system having little loss as possible.
- the shunt current I shunt can be adjusted to an optimal value depending on the battery voltage V bat . That is, while increasing the detection voltage V chg step by step, the shunt current I shunt is increased whenever the battery voltage V bat reaches the detection voltage V chg . This can more limit the battery current I bat than the basic configuration, thereby further preventing the increase in the battery voltage V bat . Accordingly, the cells C can be prevented from being overcharged even when the cells C are deteriorated with aging. In addition, the adjustment can be easily made since the resistors R 1 and R 3 on the sense lines only have to be adjusted with no need to adjust the shunt resistor R shunt on the shunt line.
- FIG. 9 is a schematic circuit block diagram of a shunt circuit S2 according to the second embodiment.
- the first sense resistors R 3 and R 4 and the second sense resistors R 1 and R 2 in the shunt circuit S1 according to the first embodiment shown in FIG. 5 are replaced with common resistors R 31 , R 32 , R 33 , R 34 and R 35 .
- the shunt circuit S2 includes a reference voltage generator 1 , a first OP amplifier 2 , a second OP amplifier 3 , a transistor 4 , resistors R 31 , R 32 , R 33 , R 34 and R 35 , a shunt resistor R shunt and switches S31 to S38.
- the resistors R 31 , R 32 , R 33 , R 34 and R 35 are connected in series and the switches SW31 to SW38 are switched as necessary. This can achieve the simpler configuration having variable resistors similar to the variable resistors R 1 and R 3 in the shunt circuit S1 according to the first embodiment, as will be described below.
- FIG. 10A is a schematic circuit block diagram of the neighborhood of the first OP amplifier 2 and FIG. 10B is a schematic circuit block diagram of the neighborhood of the second OP amplifier 3 in the shunt circuit S2 according to the second embodiment.
- switches SW11 to SW14 are interposed between the first OP amplifier 2 and resistors R 11 , R 12 , R 13 , R 14 and R 15 (first sense resistors).
- resistors R 11 , R 12 , R 13 , R 14 and R 15 first sense resistors.
- One end of each of the switches SW11 to SW14 is connected to a non-inverted input terminal of the first OP amplifier 2 .
- the other ends of the switches SW11 to SW14 are connected between the resistors R 11 and R 12 , between the resistors R 12 and R 13 , between the resistors R 13 and R 14 and between the resistors R 14 and R 15 , respectively. In this case, when the switches SW11 to SW14 are switched, the resistances of the first sense resistors can be changed.
- the resistor R 11 corresponds to the resistor R 3 in the first embodiment and the resistors R 12 , R 13 , R 14 and R 15 correspond to the resistor R 4 in the first embodiment.
- the resistors R 11 and R 12 correspond to the resistor R 3 in the first embodiment and the resistors R 13 , R 14 and R 15 correspond to the resistor R 4 in the first embodiment.
- the resistors R 11 , R 12 and R 13 correspond to the resistor R 3 in the first embodiment and the resistors R 14 and R 15 correspond to the resistor R 4 in the first embodiment.
- the resistors R 11 , R 12 , R 13 and R 14 correspond to the resistor R 3 in the first embodiment and the resistor R 15 correspond to the resistor R 4 in the first embodiment.
- switches SW21 to SW24 are interposed between the second OP amplifier 3 and resistors R 21 , R 22 , R 23 , R 24 and R 25 (second sense resistors).
- One end of each of the switches SW21 to SW24 is connected to a non-inverted input terminal of the second OP amplifier 3 .
- the other ends of the switches SW21 to SW24 are connected between the resistors R 21 and R 22 , between the resistors R 22 and R 23 , between the resistors R 23 and R 24 and between the resistors R 24 and R 25 , respectively.
- the switches SW21 to SW24 are switched, the resistances of the second sense resistors can be changed.
- the resistor R 21 corresponds to the resistor R 1 in the first embodiment and the resistors R 22 , R 23 , R 24 and R 25 correspond to the resistor R 2 in the first embodiment.
- the resistors R 21 and R 22 correspond to the resistor R 1 in the first embodiment and the resistors R 23 , R 24 and R 25 correspond to the resistor R 2 in the first embodiment.
- the resistors R 21 , R 22 and R 23 correspond to the resistor R 1 in the first embodiment and the resistors R 24 and R 25 correspond to the resistor R 2 in the first embodiment.
- the resistors R 21 , R 22 , R 23 and R 24 correspond to the resistor R 1 in the first embodiment and the resistor R 25 correspond to the resistor R 2 in the first embodiment.
- the resistors R 11 and R 21 , the resistors R 12 and R 22 , the resistors R 13 and R 23 , the resistors R 14 and R 24 and the resistors R 15 and R 25 are configured with the common resistors R 31 , R 32 , R 33 , R 34 and R 35 in the shunt circuit S2 shown in FIG. 9 , respectively.
- the shunt circuit S2 can achieve variable resistors similar to the variable resistors R 1 and R 3 in the shunt circuit S1 according to the first embodiment, with the simpler configuration in which the switches SW31 to SW38 are switched as necessary.
- a dotted line 22 shown in FIG. 9 indicates a range that may be mounted on an LSI (Large Scale Integration).
- the shunt resistor R shunt may also be mounted on the LSI.
- FIG. 11 is a schematic circuit block diagram of a charging system 120 according to the second embodiment.
- the charging system 120 according to the second embodiment includes a charging unit 10 generating the charging current I chg , a plurality of cells C 1 , C 2 , C 3 , . . . , C n-2 , C n-1 and C n connected in series to the charging unit 10 , and a plurality of shunt circuits S2 — 1, S2 — 2, S2 — 3, . . . , S2_n ⁇ 2, S2_n ⁇ 1 and S2_n connected respectively in parallel to the plurality of cells C 1 , C 2 , C 3 , . . .
- the charging system of the second embodiment has the same configuration as that of the first embodiment except the internal configuration of the shunt circuits S2 — 1, S2 — 2, S2 — 3, . . . , S2_n ⁇ 2, S2_n ⁇ 1 and S2_n.
- FIG. 12 is a detailed schematic circuit block diagram of the charging system 120 according to the second embodiment.
- the first OP amplifier 2 has a non-inverted input terminal connected to one end of each of the switches SW35 to SW38 and an inverted input terminal connected to a negative ( ⁇ ) terminal of the cell C 1 via the reference voltage generator 1 .
- the second OP amplifier 3 has a non-inverted input terminal connected to one end of each of the switches SW31 to SW34 and an inverted input terminal connected to the negative ( ⁇ ) terminal of the cell C 1 via the shunt resistor R shunt .
- the other ends of the switches SW31 and SW35 are connected between the resistors R 31 and R 32 , the other ends of the switches SW32 and SW36 are connected between the resistors R 32 and R 33 , the other ends of the switches SW33 and SW37 are connected between the resistors R 33 and R 34 , and the other ends of the switches SW34 and SW38 are connected between the resistors R 34 and R 35 .
- the transistor 4 has a drain connected to a positive (+) terminal of the cell C 1 , a source connected to the negative terminal of the cell C 1 via the shunt resistor R shunt , and a gate connected to an output terminal of the second OP amplifier 3 .
- the shunt circuit S2 of the second embodiment can achieve variable resistors similar to the variable resistors R 1 and R 3 in the shunt circuit S1 according to the first embodiment, with the simpler configuration in which the switches SW31 to SW38 are switched as necessary.
- the second embodiment is the same as the first embodiment in that, while increasing the detection voltage V chg step by step, the shunt current I shunt is increased whenever the battery voltage V bat reaches the detection voltage V chg .
- the second embodiment simplifies the shunt circuit S1 of the first embodiment by configuring the first and second sense resistors with the common resistors R 31 , R 32 , R 33 , R 34 and R 35 . This configuration can reduce a current generated depending on the first and second sense resistors.
- resistors R 31 , R 32 , R 33 , R 34 and R 35 are connected in series, it is to be understood that the number of resistors used is not limited thereto and more resistors provide more precise control.
- a third embodiment will now be described with a stress placed on differences from the first and second embodiments.
- FIG. 13 is a schematic circuit block diagram of a shunt circuit S3 according to the third embodiment.
- the shunt circuit S3 according to the third embodiment includes a shunt resistor R shunt , a transistor 4 connected in parallel to a storage element C via the shunt resistor R shunt , and a second OP amplifier 3 that shunts the shunt current I shunt from the charging current I chg by driving the transistor 4 when the battery voltage V bat supplied to the storage element C reaches a predetermined detection voltage V chg . Whenever the battery voltage V bat reaches the detection voltage V chg , the shunt current I shunt is increased.
- a dotted line 23 shown in FIG. 13 indicates a range that may be mounted on an LSI.
- the shunt resistor R shunt may also be mounted on the LSI.
- the LSI may be equipped with the AD converter 5 and the microcomputer 6 to act as a battery monitoring LSI.
- FIG. 14 is a schematic circuit block diagram of a charging system 130 according to the third embodiment.
- the AD converter 5 is connected to shunt circuits S3 — 1, S3 — 2, S3 — 3, . . . , S3_n ⁇ 2, S3_n ⁇ 1 and S3_n and the microcomputer 6 is connected to the AD converter 5 .
- the battery voltage V bat is monitored by the AD converter 5 connected to the shunt circuits S3 — 1, S3 — 2, S3 — 3, . . . , S3_n ⁇ 2, S3_n ⁇ 1 and S3_n and the shunt current I shunt is increased under control of the microcomputer 6 based on a result of the monitoring.
- the third embodiment is the same as the first embodiment in that, while increasing the detection voltage V chg step by step, the shunt current I shunt is increased whenever the battery voltage V bat reaches the detection voltage V chg . That is, when the switches SW41 and SW42 are switched on, the AD converter 5 monitors the battery voltage V bat . Then, when the battery voltage V bat reaches the detection voltage V chg , a detection signal is transmitted to the microcomputer 6 . At this time, the detection voltage V chg is increased. Upon receiving the detection signal, the microcomputer 6 drives the transistor 4 , thereby allowing the shunt current I shunt to flow out via the shunt resistor R shunt .
- the AD converter 5 increases the detection voltage V chg more.
- the microcomputer 6 increases the shunt current I shunt by decreasing the resistance of the resistor R 1 . Thereafter, the same step is repeated by the required number of times.
- the battery voltage V bat is monitored by the AD converter 5 connected to the shunt circuits S3 — 1, S3 — 2, S3 — 3, . . . , S3_n ⁇ 2, S3_n ⁇ 1 and S3_n and the shunt current I shunt is increased under control of the microcomputer 6 based on a result of the monitoring.
- the shunt circuits S3 it is possible to reduce the size of the shunt circuits S3 and perform a high degree of control.
- the storage element it is possible to use a lithium-ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cells, a SCiB cell and the like.
- a shunt circuit in some embodiments, it is possible to provide a shunt circuit, a charging system and an integrated circuit which can prevent cells from being overcharged.
Abstract
A shunt circuit includes: a shunt resistor; a transistor connected in parallel to a storage element via the shunt resistor; a first OP amplifier configured to compare a battery voltage supplied to the storage element with a detection voltage; and a second OP amplifier configured to shunt a shunt current from a charging current supplied from a charging unit when the battery voltage reaches the detection voltage. The detection voltage is increased step by step, and the shunt current is increased whenever the battery voltage reaches the detection voltage.
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2012-273273, filed on Dec. 14, 2012, the entire contents of which are incorporated herein by reference.
- The present disclosure relates to a shunt circuit, a charging system and an integrated circuit.
- Conventionally, there have been proposed techniques for collectively charging a plurality of serial-connected cells (lithium ion battery cells or the like) to achieve resource savings of a charging system. Such a charging scheme may result in cell overcharging due to mismatching of a balance of the cells. Thus, there has been known a shunt resistance scheme as a means for preventing such cell overcharging.
- However, in some cases, such a conventional shunt resistance scheme may not prevent cell overcharging since this scheme is configured to flow a shunt current only by an operation of a switch. For example, if a cell is deteriorated due to aging, an increase in a battery voltage supplied to the cell cannot be sufficiently suppressed, which may result in overcharging of the cell. In particular, since a lifetime of a lithium ion battery cell may be shortened due to overcharging, there is a need to prevent the overcharging.
- The present disclosure provides some embodiments of a shunt circuit which can prevent cells from being overcharged, a charging system and an integrated circuit.
- According to one embodiment of the present disclosure, there is provided a shunt circuit including: a shunt resistor; a transistor connected in parallel to a storage element via the shunt resistor; a first OP amplifier configured to compare a battery voltage supplied to the storage element with a detection voltage; and a second OP amplifier configured to drive the transistor to shunt a shunt current from a charging current when the battery voltage reaches the detection voltage, wherein the detection voltage is increased step by step, and the shunt current is increased whenever the battery voltage reaches the detection voltage.
- According to another embodiment of the present disclosure, there is provided a shunt circuit including: a shunt resistor; a transistor connected in parallel to a storage element via the shunt resistor; and a second OP amplifier configured to drive the transistor to shunt a shunt current from a charging current when a battery voltage reaches a detection voltage, wherein the shunt current is increased whenever the battery voltage reaches the detection voltage.
- According to another embodiment of the present disclosure, there is provided a charging system including: a charging unit configured to generate a charging current; a plurality of storage elements connected in series to the charging unit; and a plurality of shunt circuits which are connected respectively in parallel to the plurality of storage cells and are configured to shunt a shunt current from the charging current when a battery voltage supplied to the storage elements reaches a detection voltage, wherein the shunt circuits increase the detection voltage step by step and, at the same time, increase the shunt current whenever the battery voltage reaches the detection voltage.
- According to another embodiment of the present disclosure, there is provided an integrated circuit equipped with any one of the above-described shunt circuits.
-
FIG. 1 is a schematic circuit block diagram of a shunt circuit. -
FIG. 2 is a schematic circuit block diagram of a charging system including the shunt circuit. -
FIG. 3 is a detailed schematic circuit block diagram of the shunt circuit of the charging system. -
FIGS. 4A to 4C are graphs schematically showing waveform examples of a battery voltage, a battery current, and a shunt current, respectively, in the charging system. -
FIG. 5 is a schematic circuit block diagram of a shunt circuit according to a first embodiment. -
FIG. 6 is a schematic circuit block diagram of a charging system including the shunt circuit according to the first embodiment. -
FIG. 7 is a detailed schematic circuit block diagram of the shunt circuit of the charging system according to the first embodiment. -
FIGS. 8A to 8C are graphs schematically showing waveform examples of a battery voltage, a battery current, and a shunt current, respectively, in the charging system according to the first embodiment. -
FIG. 9 is a schematic circuit block diagram of a shunt circuit according to a second embodiment. -
FIG. 10A is a schematic circuit block diagram of the neighborhood of a first OP amplifier in the shunt circuit according to the second embodiment. -
FIG. 10B is a schematic circuit block diagram of the neighborhood of a second OP amplifier in the shunt circuit according to the second embodiment. -
FIG. 11 is a schematic circuit block diagram of a charging system including the shunt circuit according to the second embodiment. -
FIG. 12 is a detailed schematic circuit block diagram of the shunt circuit of the charging system according to the second embodiment. -
FIG. 13 is a schematic circuit block diagram of a shunt circuit according to a third embodiment. -
FIG. 14 is a schematic circuit block diagram of a charging system including the shunt circuit according to the third embodiment. -
FIG. 15 is a detailed schematic circuit block diagram of the shunt circuit of the charging system according to the third embodiment. - Embodiments of the present disclosure will now be described in detail with reference to the drawings. Throughout the drawings, the same or similar elements are denoted by the same or similar reference numerals. It is however noted that the drawings are just schematic and relationships between thickness and planar dimension of elements, thickness ratios of various layers and so on may be unrealistic. Accordingly, details of thickness and dimensions should be determined in consideration of the following description. In addition, it is to be understood that the figures include different dimensional relationships and ratios.
- The following embodiments are provided to illustrate devices and methods to embody the technical ideas of the present disclosure and are not limited to materials, forms, structures, arrangements and so on of elements detailed herein. The embodiments of the present disclosure may be modified in different ways without departing from the spirit and scope of the invention defined in the claims.
-
FIG. 1 is a schematic circuit block diagram of a shunt circuit S0. As shown inFIG. 1 , the shunt circuit S0 is connected in parallel to a cell C and includes areference voltage generator 101, an operational (OP)amplifier 102, atransistor 103, resistors R101 and R102 and a shunt resistor Rshunt. The cell C is an electricity storage element such as a lithium ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cell, a SCiB® cell or the like, and is charged/discharged according to predetermined charging characteristics and discharging load characteristics. - When a battery voltage Vbat supplied to the cell C reaches a reference voltage Vref, the
OP amplifier 102 drives thetransistor 103 to shunt a shunt current Ishunt from a charging current Ichg. This can limit a battery current Ibat flowing into the cell C, thereby preventing an increase in the battery voltage Vbat. - A
dotted line 20 shown inFIG. 1 indicates an area that may be mounted on an integrated circuit such as an LSI (Large Scale Integration). Of course, the shunt resistor Rshunt may also be mounted on the LSI. -
FIG. 2 is a schematic circuit block diagram of acharging system 100. As shown inFIG. 2 , thecharging system 100 includes acharging unit 10 generating the charging current Ichg, a plurality of cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn, connected in series to thecharging unit 10, and a plurality ofshunt circuits S0 —1,S0 —2,S0 —3, . . . , S0_n−2, S0_n−1 and S0_n connected respectively in parallel to the plurality of cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn. - The cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn, may be lithium ion battery cells. About 5 to 16 cells may be connected in series. In addition, the same number of
shunt circuits S0 —1,S0 —2,S0 —3, S0_n−2, S0_n−1 and S0_n are connected respectively to the plurality of cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn, in parallel. - Each of the cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn is uniformly stored with charging energy in proportion to the current-time product of the battery current Ibat. Therefore, after the smallest-capacity cell initially reaches a full charging voltage, charging continues until all of the cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn reach the full charging voltage.
- Therefore, each cell C1, C2, C3, . . . , Cn-2, Cn-1 and Cn, is provided with a bypass path through which a cell having a battery voltage Vbat higher than the full charging voltage is bypassed while a cell having a battery voltage Vbat lower than the full charging voltage is being charged, thereby achieving an uniform cell voltage. For example, if the cell C1 initially reaches the full charging voltage, the
shunt circuit S0 —1 shunts a shunt current Ishunt from the charging current Ichg to prevent overcharging of the cell C1. The same is true of othershunt circuits S0 —1, S0_n. -
FIG. 3 is a detailed schematic circuit block diagram of thecharging system 100. As shown inFIG. 3 , theOP amplifier 102 has a non-inverted input terminal connected to both terminals of the cell C1 via the resistors R101 and R102 and an inverted input terminal connected to a negative (−) terminal of the cell C1 via thereference voltage generator 101. Thetransistor 103 has a drain connected to a positive (+) terminal of the cell C1 via the shunt resistor Rshunt, a source connected to the negative terminal of the cell C1, and a gate connected to an output terminal of theOP amplifier 102. -
FIGS. 4A to 4C are graphs schematically showing waveform examples of the battery voltage Vbat, the battery current Ibat, and the shunt current, respectively, in thecharging system 100. - First, when the charging current Ichg generated by the charging
unit 10 flows into the cell C1 as shown inFIG. 4B , the battery voltage Vbat increases in proportion to the charging time as shown inFIG. 4A . TheOP amplifier 102 compares the battery voltage Vbat with the reference voltage Vref. Then, when the battery voltage Vbat reaches the reference voltage Vref after a lapse of time t1, thetransistor 103 is driven. Accordingly, a shunt current Ishunt1 flows out via the shunt resistor Rshunt, as shown inFIG. 4C . The shunt current Ishunt is expressed by the following equation (1). -
I shunt =V bat /R shunt (1) - When the shunt current Ishunt1 flows out, the battery current Ibat has a value Ibat1 which corresponds to a subtraction of the shunt current Ishunt1 from the charging current Ichg, as shown in
FIG. 4B . Accordingly, as shown inFIG. 4A , the rising of the battery voltage Vbat can be suppressed after the time t1. Although the description is here given to the cell C1, it is noted that this description is true of other cells C2, . . . , Cn. It is, however, noted that different cell balances provide different slopes of the battery voltage Vbat. - A first embodiment will now be described. The same configurations as the basic configuration are denoted by the same reference numerals and explanation of which will not be repeated.
-
FIG. 5 is a schematic circuit block diagram of a shunt circuit S1 according to the first embodiment. The shunt circuit S1 includes a shunt resistor Rshunt, atransistor 4 connected in parallel to a storage element (cell) C via the shunt resistor Rshunt, areference voltage generator 1 which generates a reference voltage Vref, afirst OP amplifier 2 which compares a battery voltage Vbat supplied to the storage element C with a detection voltage Vchg that may have two or more predetermined values, and asecond OP amplifier 3 which drives thetransistor 4 to shunt a shunt current Ishunt from a charging current Ichg when the battery voltage Vbat reaches the detection voltage Vchg. In the first embodiment, the detection voltage Vchg may be increased step by step whenever the battery voltage Vbat reaches the detection voltage Vchg, and the shunt current Ishunt is increased when the detection voltage Vchg is increased. - Further, the shunt circuit S1 includes first sense resistors R3 and R4 connected to an input terminal of the
first OP amplifier 2, and second sense resistors R1 and R2 connected to an input terminal of thesecond OP amplifier 3. The detection voltage Vchg may be increased by changing the resistance of the first sense resistors R3 and R4, and the shunt current Ishunt may be increased by changing the resistance of the second sense resistors R1 and R2. - Assuming that a current value of the shunt current Ishunt is Ishunt, a resistance of the shunt resistor Rshunt is Rshunt, a voltage value of the battery voltage Vbat is Vbat and resistances of the second sense resistors R1 and R2 are R1 and R2, respectively, the current value Ishunt of the shunt current Ishunt may be increased according to the equation of Ishunt={[R2/(R1+R2)]Vbat}/Rshunt by changing the resistance R1 of the second sense resistor R1.
- Assuming that a voltage value of the detection voltage Vchg is Vchg, a voltage value of the reference voltage Vref supplied to the
first OP amplifier 2 is Vref and resistances of the first sense resistors R3 and R4 are R3 and R4, respectively, the voltage value Vchg of the detection voltage Vchg may be increased according to the equation of Vchg=R4/(R3+R4)·Vbat=Vref by changing the resistance R3 of the first sense resistor R3. - The shunt resistor Rshunt may be connected to a source of the
transistor 4. - The storage element C may be one of a lithium ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cell and a SCiB cell.
- The shunt circuit S1 may be mounted on an integrated circuit such as LSI.
- As shown in
FIG. 5 , the shunt circuit S1 according to the first embodiment includes thereference voltage generator 1, thefirst OP amplifier 2, thesecond OP amplifier 3, thetransistor 4, the resistors R1, R2, R3 and R4 and the shunt resistor Rshunt. While the shunt resistor Rshunt is disposed on a shunt line, the resistors R1, R2, R3 and R4 are disposed on the sense lines. In the following description, the resistors R3 and R4 may be referred to as “first sense resistors” and the resistors R3 and R4 may be referred to as “second sense resistors.” The resistors R1 and R3 are variable resistors but may be simply referred to as resistors. - The
first OP amplifier 2 compares the battery voltage Vbat with the detection voltage Vchg. As described above, the detection voltage Vchg is calculated based on the reference voltage Vref. When the battery voltage Vbat reaches the detection voltage Vchg, thesecond OP amplifier 3 drives thetransistor 4 to shunt the shunt current Ishunt from the charging current Ichg. - In the first embodiment, the detection voltage Vchg is increased step by step, and the shunt current Ishunt is increased whenever the battery voltage Vbat reaches the detection voltage Vchg. This can more limit the battery current Ibat than the basic configuration, thereby further preventing an increase in the battery voltage Vbat. Accordingly, the storage element C can be prevented from being overcharged even when the storage element C is deteriorated with aging.
- A dotted
line 21 shown inFIG. 5 indicates an area that may be mounted on an LSI (Large Scale Integration). Of course, the shunt resistor Rshunt may also be mounted on the LSI. -
FIG. 6 is a schematic circuit block diagram of acharging system 110 according to the first embodiment. As shown inFIG. 6 , thecharging system 110 according to the first embodiment includes a chargingunit 10 generating the charging current Ichg, a plurality of cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn, connected in series to the chargingunit 10, and a plurality ofshunt circuits S1 —1,S1 —2,S1 —3, S1_n−2, S1_n−1 and S1_n which are connected respectively in parallel to the plurality of cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn, and shunt the shunt current Ishunt from the charging current Ichg. While increasing the detection voltage Vchg step by step, theshunt circuits S1 —1,S1 —2,S1 —3, S1_n−2, S1_n−1 and S1_n increases the shunt current Ishunt whenever the battery voltage Vbat reaches the detection voltage Vchg. -
FIG. 7 is a detailed schematic circuit block diagram of thecharging system 110 according to the first embodiment. As shown inFIG. 7 , thefirst OP amplifier 2 has a non-inverted input terminal connected to both terminals of the cell C1 via the resistors R3 and R4 and an inverted input terminal connected to a negative (−) terminal of the cell C1 via thereference voltage generator 1. Thesecond OP amplifier 3 has a non-inverted input terminal connected to both terminals of the cell C1 via the resistors R1 and R2 and an inverted input terminal connected to the negative (−) terminal of the cell C1 via the shunt resistor Rshunt. Thetransistor 4 has a drain connected to a positive (+) terminal of the cell C1, a source connected to the negative terminal of the cell C1 via the shunt resistor Rshunt, and a gate connected to an output terminal of thesecond OP amplifier 3. -
FIGS. 8A to 8C are graphs schematically showing waveform examples of the battery voltage Vbat, the battery current Ibat, and the shunt current Ishunt, respectively, in thecharging system 110 according to the first embodiment. - In the first embodiment, the detection voltage Vchg may have at least two values including a first detection voltage Vchg1 and a second detection voltage Vchg2 that is higher than the first detection voltage Vchg1. First, when the battery voltage Vbat reaches the first detection voltage Vchg1 with the lapse of time t1 as shown in
FIG. 8A , thefirst OP amplifier 2 transmits a detection signal to thesecond OP amplifier 3. At this time, the detection voltage Vchg is increased from Vchg1 to Vchg2 by increasing the resistance of the resistor R3. Since the detection voltage Vchg and the reference voltage Vref have the relationship expressed by the following equation (2), the battery voltage Vbat is expressed by the following equation (3). -
V chg =R4/(R3+R4)·V bat =V ref (2) -
V bat=(R3+R4)/R4·V ref (3) - Upon receiving the detection signal, the
second OP amplifier 3 drives thetransistor 4. Thereby, the shunt current Ishunt1 flows out via the shunt resistor Rshunt, as shown inFIG. 8C . When the shunt current Ishunt1 flows out, the battery current Ibat has a value Ibat1 which corresponds to a subtraction of the shunt current Ishunt1 from the charging current Ichg, as shown inFIG. 8B . Accordingly, as shown inFIG. 8A , the charging of the battery voltage Vbat can be suppressed after time t1. - In the first embodiment, when the battery voltage Vbat reaches the second detection voltage Vchg2 with the lapse of time t2 as shown in
FIG. 8A , the detection voltage Vchg may be increased from Vchg2 to Vchg3 (not shown) by further increasing the resistance of the resistor R3. At this time, by decreasing the resistance of the resistor R1, the shunt current Ishunt is increased to Ishunt2 as shown inFIG. 8C . The shunt current Ishunt is expressed by the following equation (4). -
I shunt ={[R 2/(R 1 +R 2)]V bat }/R shunt (4) - When the shunt current Ishunt2 flows out, the battery current Ibat has a value Ibat2 which corresponds to a subtraction of the shunt current Ishunt1 from the charging current Ichg, as shown in
FIG. 8B . Accordingly, as shown inFIG. 8A , the charging of the battery voltage Vbat can be further suppressed after time t2. - After that, similarly, the resistance of the resistor R3 and the resistance of the resistor R1 may be further changed. This step is repeated by the required number of times by which all cells Ct, C2, C3, . . . , Cn-2, Cn-1 and Cn reach the full charging voltage with good balance. This can achieve a charging system having little loss as possible.
- As described above, in the first embodiment, the shunt current Ishunt can be adjusted to an optimal value depending on the battery voltage Vbat. That is, while increasing the detection voltage Vchg step by step, the shunt current Ishunt is increased whenever the battery voltage Vbat reaches the detection voltage Vchg. This can more limit the battery current Ibat than the basic configuration, thereby further preventing the increase in the battery voltage Vbat. Accordingly, the cells C can be prevented from being overcharged even when the cells C are deteriorated with aging. In addition, the adjustment can be easily made since the resistors R1 and R3 on the sense lines only have to be adjusted with no need to adjust the shunt resistor Rshunt on the shunt line.
- A second embodiment will now be described with a stress placed on differences from the first embodiment.
-
FIG. 9 is a schematic circuit block diagram of a shunt circuit S2 according to the second embodiment. In the shunt circuit S2 according to the second embodiment, the first sense resistors R3 and R4 and the second sense resistors R1 and R2 in the shunt circuit S1 according to the first embodiment shown inFIG. 5 are replaced with common resistors R31, R32, R33, R34 and R35. - As shown in
FIG. 9 , the shunt circuit S2 according to the second embodiment includes areference voltage generator 1, afirst OP amplifier 2, asecond OP amplifier 3, atransistor 4, resistors R31, R32, R33, R34 and R35, a shunt resistor Rshunt and switches S31 to S38. The resistors R31, R32, R33, R34 and R35 are connected in series and the switches SW31 to SW38 are switched as necessary. This can achieve the simpler configuration having variable resistors similar to the variable resistors R1 and R3 in the shunt circuit S1 according to the first embodiment, as will be described below. -
FIG. 10A is a schematic circuit block diagram of the neighborhood of thefirst OP amplifier 2 andFIG. 10B is a schematic circuit block diagram of the neighborhood of thesecond OP amplifier 3 in the shunt circuit S2 according to the second embodiment. For example, as shown inFIG. 10A , switches SW11 to SW14 are interposed between thefirst OP amplifier 2 and resistors R11, R12, R13, R14 and R15 (first sense resistors). One end of each of the switches SW11 to SW14 is connected to a non-inverted input terminal of thefirst OP amplifier 2. The other ends of the switches SW11 to SW14 are connected between the resistors R11 and R12, between the resistors R12 and R13, between the resistors R13 and R14 and between the resistors R14 and R15, respectively. In this case, when the switches SW11 to SW14 are switched, the resistances of the first sense resistors can be changed. - Specifically, when the switch SW11 is switched on and the other switches SW12, SW13 and SW14 are switched off, the resistor R11 corresponds to the resistor R3 in the first embodiment and the resistors R12, R13, R14 and R15 correspond to the resistor R4 in the first embodiment. When the switch SW12 is switched on and the other switches SW11, SW13 and SW14 are switched off, the resistors R11 and R12 correspond to the resistor R3 in the first embodiment and the resistors R13, R14 and R15 correspond to the resistor R4 in the first embodiment. When the switch SW13 is switched on and the other switches SW11, SW12 and SW14 are switched off, the resistors R11, R12 and R13 correspond to the resistor R3 in the first embodiment and the resistors R14 and R15 correspond to the resistor R4 in the first embodiment. When the switch SW14 is switched on and the other switches SW11, SW12 and SW13 are switched off, the resistors R11, R12, R13 and R14 correspond to the resistor R3 in the first embodiment and the resistor R15 correspond to the resistor R4 in the first embodiment.
- Similarly, as shown in
FIG. 10B , switches SW21 to SW24 are interposed between thesecond OP amplifier 3 and resistors R21, R22, R23, R24 and R25 (second sense resistors). One end of each of the switches SW21 to SW24 is connected to a non-inverted input terminal of thesecond OP amplifier 3. The other ends of the switches SW21 to SW24 are connected between the resistors R21 and R22, between the resistors R22 and R23, between the resistors R23 and R24 and between the resistors R24 and R25, respectively. In this case, when the switches SW21 to SW24 are switched, the resistances of the second sense resistors can be changed. - Specifically, when the switch SW21 is switched on and the other switches SW22, SW23 and SW24 are switched off, the resistor R21 corresponds to the resistor R1 in the first embodiment and the resistors R22, R23, R24 and R25 correspond to the resistor R2 in the first embodiment. When the switch SW22 is switched on and the other switches SW21, SW23 and SW24 are switched off, the resistors R21 and R22 correspond to the resistor R1 in the first embodiment and the resistors R23, R24 and R25 correspond to the resistor R2 in the first embodiment. When the switch SW23 is switched on and the other switches SW21, SW22 and SW24 are switched off, the resistors R21, R22 and R23 correspond to the resistor R1 in the first embodiment and the resistors R24 and R25 correspond to the resistor R2 in the first embodiment. When the switch SW24 is switched on and the other switches SW21, SW22 and SW23 are switched off, the resistors R21, R22, R23 and R24 correspond to the resistor R1 in the first embodiment and the resistor R25 correspond to the resistor R2 in the first embodiment.
- It is here noted that the resistors R11 and R21, the resistors R12 and R22, the resistors R13 and R23, the resistors R14 and R24 and the resistors R15 and R25 are configured with the common resistors R31, R32, R33, R34 and R35 in the shunt circuit S2 shown in
FIG. 9 , respectively. The shunt circuit S2 can achieve variable resistors similar to the variable resistors R1 and R3 in the shunt circuit S1 according to the first embodiment, with the simpler configuration in which the switches SW31 to SW38 are switched as necessary. - A dotted
line 22 shown inFIG. 9 indicates a range that may be mounted on an LSI (Large Scale Integration). Of course, the shunt resistor Rshunt may also be mounted on the LSI. -
FIG. 11 is a schematic circuit block diagram of acharging system 120 according to the second embodiment. As shown inFIG. 11 , thecharging system 120 according to the second embodiment includes a chargingunit 10 generating the charging current Ichg, a plurality of cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn connected in series to the chargingunit 10, and a plurality ofshunt circuits S2 —1,S2 —2,S2 —3, . . . , S2_n−2, S2_n−1 and S2_n connected respectively in parallel to the plurality of cells C1, C2, C3, . . . , Cn-2, Cn-1 and Cn. The charging system of the second embodiment has the same configuration as that of the first embodiment except the internal configuration of theshunt circuits S2 —1,S2 —2,S2 —3, . . . , S2_n−2, S2_n−1 and S2_n. -
FIG. 12 is a detailed schematic circuit block diagram of thecharging system 120 according to the second embodiment. As shown inFIG. 12 , thefirst OP amplifier 2 has a non-inverted input terminal connected to one end of each of the switches SW35 to SW38 and an inverted input terminal connected to a negative (−) terminal of the cell C1 via thereference voltage generator 1. Thesecond OP amplifier 3 has a non-inverted input terminal connected to one end of each of the switches SW31 to SW34 and an inverted input terminal connected to the negative (−) terminal of the cell C1 via the shunt resistor Rshunt. The other ends of the switches SW31 and SW35 are connected between the resistors R31 and R32, the other ends of the switches SW32 and SW36 are connected between the resistors R32 and R33, the other ends of the switches SW33 and SW37 are connected between the resistors R33 and R34, and the other ends of the switches SW34 and SW38 are connected between the resistors R34 and R35. Thetransistor 4 has a drain connected to a positive (+) terminal of the cell C1, a source connected to the negative terminal of the cell C1 via the shunt resistor Rshunt, and a gate connected to an output terminal of thesecond OP amplifier 3. - The shunt circuit S2 of the second embodiment can achieve variable resistors similar to the variable resistors R1 and R3 in the shunt circuit S1 according to the first embodiment, with the simpler configuration in which the switches SW31 to SW38 are switched as necessary. The second embodiment is the same as the first embodiment in that, while increasing the detection voltage Vchg step by step, the shunt current Ishunt is increased whenever the battery voltage Vbat reaches the detection voltage Vchg.
- As described above, the second embodiment simplifies the shunt circuit S1 of the first embodiment by configuring the first and second sense resistors with the common resistors R31, R32, R33, R34 and R35. This configuration can reduce a current generated depending on the first and second sense resistors.
- Although it has been illustrated in the second embodiment that the five resistors R31, R32, R33, R34 and R35 are connected in series, it is to be understood that the number of resistors used is not limited thereto and more resistors provide more precise control.
- A third embodiment will now be described with a stress placed on differences from the first and second embodiments.
-
FIG. 13 is a schematic circuit block diagram of a shunt circuit S3 according to the third embodiment. The shunt circuit S3 according to the third embodiment includes a shunt resistor Rshunt, atransistor 4 connected in parallel to a storage element C via the shunt resistor Rshunt, and asecond OP amplifier 3 that shunts the shunt current Ishunt from the charging current Ichg by driving thetransistor 4 when the battery voltage Vbat supplied to the storage element C reaches a predetermined detection voltage Vchg. Whenever the battery voltage Vbat reaches the detection voltage Vchg, the shunt current Ishunt is increased. - Specifically, the shunt circuit S3 includes second sense resistors R1 and R2 connected to an input terminal of the
second OP amplifier 3. The shunt current Ishunt may be increased by changing the resistances of the second sense resistors R1 and R2. - As shown in
FIG. 13 , the shunt circuit S3 according to the third embodiment includes thesecond OP amplifier 3, thetransistor 4, the resistors R1 and R2, the shunt resistor Rshunt and switches SW41 and SW42. When the switches SW41 and SW42 are switched on, the shunt circuit S3 is connected to anAD converter 5 and is controlled by amicrocomputer 6. - A dotted
line 23 shown inFIG. 13 indicates a range that may be mounted on an LSI. Of course, the shunt resistor Rshunt may also be mounted on the LSI. In addition, the LSI may be equipped with theAD converter 5 and themicrocomputer 6 to act as a battery monitoring LSI. -
FIG. 14 is a schematic circuit block diagram of acharging system 130 according to the third embodiment. As shown inFIG. 14 , in thecharging system 130 according to the third embodiment, theAD converter 5 is connected to shuntcircuits S3 —1,S3 —2,S3 —3, . . . , S3_n−2, S3_n−1 and S3_n and themicrocomputer 6 is connected to theAD converter 5. With this configuration, the battery voltage Vbat is monitored by theAD converter 5 connected to theshunt circuits S3 —1,S3 —2,S3 —3, . . . , S3_n−2, S3_n−1 and S3_n and the shunt current Ishunt is increased under control of themicrocomputer 6 based on a result of the monitoring. -
FIG. 15 is a detailed schematic circuit block diagram of thecharging system 130 according to the third embodiment. As shown inFIG. 15 , thesecond OP amplifier 3 has a non-inverted input terminal connected to both terminals of the cell C1 via the resistors R1 and R2 and an inverted input terminal connected to a negative (−) terminal of the cell C1 via the shunt resistor Rshunt. Thetransistor 4 has a drain connected to a positive (+) terminal of the cell C1, a source connected to the negative terminal of the cell C1 via the shunt resistor Rshunt and a gate connected to an output terminal of the second OP amplifier. TheAD converter 5 is connected to both terminals of the cell C1 via the switches SW41 and SW42. - The third embodiment is the same as the first embodiment in that, while increasing the detection voltage Vchg step by step, the shunt current Ishunt is increased whenever the battery voltage Vbat reaches the detection voltage Vchg. That is, when the switches SW41 and SW42 are switched on, the
AD converter 5 monitors the battery voltage Vbat. Then, when the battery voltage Vbat reaches the detection voltage Vchg, a detection signal is transmitted to themicrocomputer 6. At this time, the detection voltage Vchg is increased. Upon receiving the detection signal, themicrocomputer 6 drives thetransistor 4, thereby allowing the shunt current Ishunt to flow out via the shunt resistor Rshunt. Thereafter, when the battery voltage Vbat reaches the next detection voltage Vchg, theAD converter 5 increases the detection voltage Vchg more. At this time, themicrocomputer 6 increases the shunt current Ishunt by decreasing the resistance of the resistor R1. Thereafter, the same step is repeated by the required number of times. - As described above, in the third embodiment, the battery voltage Vbat is monitored by the
AD converter 5 connected to theshunt circuits S3 —1,S3 —2,S3 —3, . . . , S3_n−2, S3_n−1 and S3_n and the shunt current Ishunt is increased under control of themicrocomputer 6 based on a result of the monitoring. Thus, it is possible to reduce the size of the shunt circuits S3 and perform a high degree of control. - As described above, the present disclosure can provide a shunt circuit, a charging system and an integrated circuit which can prevent cells from being overcharged.
- As described above, although the present disclosure has been described with the first to third embodiments, the description and drawings which constitute a part of this disclosure are exemplary and should not be construed to limit the present disclosure. Various alternative embodiments, examples and operation techniques will be apparent to those skilled in the art from this disclosure.
- Thus, the present disclosure includes various embodiments which are not described herein.
- The shunt circuit, the charging system and the integrated circuit according to the present disclosure can be utilized in various devices and apparatuses using a storage element, such as automobiles, industrial equipment, power generators, mobile devices, UPS (Uninterruptible Power Supply), power tools, etc.
- Further, as the storage element, it is possible to use a lithium-ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cells, a SCiB cell and the like.
- According to the present disclosure in some embodiments, it is possible to provide a shunt circuit, a charging system and an integrated circuit which can prevent cells from being overcharged.
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the disclosures. Indeed, the novel methods and apparatuses described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the disclosures. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the disclosures.
Claims (21)
1. A shunt circuit comprising:
a shunt resistor;
a transistor connected in parallel to a storage element via the shunt resistor;
a first OP amplifier configured to compare a battery voltage supplied to the storage element with a detection voltage; and
a second OP amplifier configured to drive the transistor to shunt a shunt current from a charging current supplied from a charging unit when the battery voltage reaches the detection voltage,
wherein the detection voltage is increased step by step, and the shunt current is increased whenever the battery voltage reaches the detection voltage.
2. The shunt circuit of claim 1 , further comprising:
a first sense resistor connected to an input terminal of the first OP amplifier; and
a second sense resistor connected to an input terminal of the second OP amplifier,
wherein the detection voltage is increased by changing the resistance of the first sense resistor, and the shunt current is increased by changing the resistance of the second sense resistor.
3. The shunt circuit of claim 2 , wherein, assuming that the shunt current is Ishunt, the resistance of the shunt resistor is Rshunt, the battery voltage is Vbat and the resistances of the second sense resistors are R1 and R2, respectively, the shunt current (Ishunt) is increased according to the equation of Ishunt={[R2/(R1+R2)]Vbat}/Rshunt by changing the resistance (R1) of the second sense resistor.
4. The shunt circuit of claim 2 , wherein, assuming that the detection voltage is Vchg, a reference voltage supplied to the first OP amplifier is Vref and the resistances of the first sense resistors are R3 and R4, respectively, the detection voltage (Vchg) is increased according to the equation of Vchg=R4/(R3+R4)·Vbat=Vref by changing the resistance (R3) of the first sense resistor.
5. The shunt circuit of claim 1 , wherein the shunt resistor is connected to a source of the transistor.
6. The shunt circuit of claim 2 , wherein the first sense resistor and the second sense resistor are configured by a common resistor.
7. A shunt circuit comprising:
a shunt resistor;
a transistor connected in parallel to a storage element via the shunt resistor; and
a second OP amplifier configured to drive the transistor to shunt a shunt current from a charging current supplied from a charging unit when a battery voltage reaches a detection voltage,
wherein the shunt current is increased whenever the battery voltage reaches the detection voltage.
8. The shunt circuit of claim 7 , further comprising:
a second sense resistor connected to an input terminal of the second OP amplifier,
wherein the shunt current is increased by changing the resistance of the second sense resistor.
9. The shunt circuit of claim 7 , wherein the shunt resistor is connected to a source of the transistor.
10. The shunt circuit of claim 1 , wherein the storage element is one selected from a group consisting of a lithium ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cell and a SCiB cell.
11. A charging system comprising:
a charging unit configured to generate a charging current;
a plurality of storage elements connected in series to the charging unit; and
a plurality of shunt circuits which are connected respectively in parallel to the plurality of storage cells,
wherein each of the plurality of shunt circuits is configured to shunt a shunt current from the charging current when a battery voltage supplied to a storage element among the storage elements connected to the shunt circuit reaches a detection voltage, and increase the detection voltage step by step and increase the shunt current whenever the battery voltage reaches the detection voltage.
12. The charging system of claim 11 , wherein each of the shunt circuits includes:
a shunt resistor;
a transistor connected in parallel to the storage element via the shunt resistor;
a first OP amplifier configured to compare the battery voltage with the detection voltage;
a second OP amplifier configured to drive the transistor to shunt the shunt current from the charging current when the battery voltage reaches the detection voltage;
a first sense resistor connected to an input terminal of the first OP amplifier; and
a second sense resistor connected to an input terminal of the second OP amplifier,
wherein the detection voltage is increased by changing the resistance of the first sense resistor, and the shunt current is increased by changing the resistance of the second sense resistor.
13. The charging system of claim 12 , wherein, assuming that the shunt current is Ishunt, the resistance of the shunt resistor is Rshunt, the battery voltage is Vbat and the resistances of the second sense resistors are R1 and R2, respectively, the shunt current (Ishunt) is increased according to the equation of Ishunt={[R2/(R1+R2)]Vbat}/Rshunt by changing the resistance (R1) of the second sense resistor.
14. The charging system of claim 12 , wherein, assuming that the detection voltage is Vchg, a reference voltage supplied to the first OP amplifier is Vref and the resistances of the first sense resistors are R3 and R4, respectively, the detection voltage (Vchg) is increased according to the equation of Vchg=R4/(R3+R4)·Vbat=Vref by changing the resistance (R3) of the first sense resistor.
15. The charging system of claim 12 , wherein the shunt resistor is connected to a source of the transistor.
16. The charging system of claim 12 , wherein the first sense resistor and the second sense resistor are configured by a common resistor.
17. The charging system of claim 11 , wherein each of the shunt circuits includes:
a shunt resistor;
a transistor connected in parallel to the storage element via the shunt resistor;
a second OP amplifier configured to drive the transistor to shunt the shunt current from the charging current when the battery voltage reaches the detection voltage; and
a second sense resistor connected to an input terminal of the second OP amplifier,
wherein the shunt current is increased by changing the resistance of the second sense resistor.
18. The charging system of claim 17 , wherein the battery voltage is monitored by an AD converter connected to the shunt circuit and the shunt current is increased under control of a microcomputer based on a result of the monitoring.
19. The charging system of claim 17 , wherein the shunt resistor is connected to a source of the transistor.
20. The charging system of claim 11 , wherein the storage element is one selected from a group consisting of a lithium ion battery cell, an electric double layer capacitor cell, a lithium ion capacitor cell and a SCiB cell.
21. An integrated circuit equipped with the shunt circuit of claim 1 .
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012273273A JP6055298B2 (en) | 2012-12-14 | 2012-12-14 | Shunt circuit, charging system, and integrated circuit |
JP2012-273273 | 2012-12-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140167684A1 true US20140167684A1 (en) | 2014-06-19 |
US9583952B2 US9583952B2 (en) | 2017-02-28 |
Family
ID=50930132
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/106,346 Active 2034-06-30 US9583952B2 (en) | 2012-12-14 | 2013-12-13 | Shunt circuit, charging system and integrated circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US9583952B2 (en) |
JP (1) | JP6055298B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107852099A (en) * | 2015-07-15 | 2018-03-27 | 戴洛格半导体公司 | Power converter with adaptive output voltage |
US20180205239A1 (en) * | 2017-01-17 | 2018-07-19 | Taiyo Yuden Co., Ltd. | Power supply module with lithium ion capacitor |
US10438659B2 (en) * | 2016-12-30 | 2019-10-08 | Intel Corporation | Method and apparatus for multi-level setback read for three dimensional crosspoint memory |
DE102019103144A1 (en) * | 2019-02-08 | 2020-08-13 | Infineon Technologies Ag | Device and method for monitoring the reliability of a cell impedance measurement of a battery cell |
CN114567055A (en) * | 2022-04-28 | 2022-05-31 | 荣耀终端有限公司 | Charging method and related equipment |
US20230198270A1 (en) * | 2021-12-22 | 2023-06-22 | Microsoft Technology Licensing, Llc | Power Source Current Balancing System and Method |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5850136A (en) * | 1996-12-26 | 1998-12-15 | Integran, Inc. | Battery charger |
US5932990A (en) * | 1996-08-21 | 1999-08-03 | Intergran, Inc. | Charging control system for uniformly charging a series connected battery array |
US5952815A (en) * | 1997-07-25 | 1999-09-14 | Minnesota Mining & Manufacturing Co. | Equalizer system and method for series connected energy storing devices |
US6002239A (en) * | 1997-10-23 | 1999-12-14 | Alcatel | Charging current adapter circuit for cells or batteries |
US20050269989A1 (en) * | 2004-06-05 | 2005-12-08 | Geren Michael D | Cell balancing circuit |
US7034580B2 (en) * | 2003-05-09 | 2006-04-25 | Ricon Company, Ltd. | Capacitor charging methods and apparatuses that use a secure parallel monitoring circuit |
US20080191747A1 (en) * | 2007-02-14 | 2008-08-14 | Fujitsu Limited | Semiconductor Intergrated Circuit |
US7830123B2 (en) * | 2004-10-28 | 2010-11-09 | Astrium Sas | System and method for operating a rechargeable battery having a defective module |
US7893656B2 (en) * | 2006-10-25 | 2011-02-22 | Denso Corporation | Semiconductor integrated circuit device for monitoring cell voltages |
US7965061B2 (en) * | 2008-02-01 | 2011-06-21 | O2Micro, Inc. | Conversion systems with balanced cell currents |
US20130241471A1 (en) * | 2012-03-14 | 2013-09-19 | Ricoh Company, Ltd. | Charge control circuit and battery device |
US20140015490A1 (en) * | 2012-07-13 | 2014-01-16 | Fu-Sheng Tsai | Method and apparatus for performing battery balancing control with aid of pluggable mechanism |
US8917061B2 (en) * | 2009-09-18 | 2014-12-23 | Schneider Electric It Corporation | System and method for battery cell balancing |
US8947052B2 (en) * | 2009-10-27 | 2015-02-03 | Mitsumi Electric Co., Ltd. | Charge-discharge control circuit, semiconductor integrated circuit, method of controlling charging and discharging |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3473193B2 (en) * | 1995-07-13 | 2003-12-02 | 日産自動車株式会社 | Battery charging control device |
JP2004088869A (en) * | 2002-08-26 | 2004-03-18 | Jeol Ltd | Charging controller for capacitor storage battery |
JP5698004B2 (en) | 2011-01-12 | 2015-04-08 | ラピスセミコンダクタ株式会社 | Semiconductor circuit, battery monitoring system, diagnostic program, and diagnostic method |
JP5961347B2 (en) | 2011-04-15 | 2016-08-02 | ラピスセミコンダクタ株式会社 | Battery monitoring system and discharging method |
-
2012
- 2012-12-14 JP JP2012273273A patent/JP6055298B2/en active Active
-
2013
- 2013-12-13 US US14/106,346 patent/US9583952B2/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5932990A (en) * | 1996-08-21 | 1999-08-03 | Intergran, Inc. | Charging control system for uniformly charging a series connected battery array |
US5850136A (en) * | 1996-12-26 | 1998-12-15 | Integran, Inc. | Battery charger |
US5952815A (en) * | 1997-07-25 | 1999-09-14 | Minnesota Mining & Manufacturing Co. | Equalizer system and method for series connected energy storing devices |
US6002239A (en) * | 1997-10-23 | 1999-12-14 | Alcatel | Charging current adapter circuit for cells or batteries |
US7034580B2 (en) * | 2003-05-09 | 2006-04-25 | Ricon Company, Ltd. | Capacitor charging methods and apparatuses that use a secure parallel monitoring circuit |
US20050269989A1 (en) * | 2004-06-05 | 2005-12-08 | Geren Michael D | Cell balancing circuit |
US7830123B2 (en) * | 2004-10-28 | 2010-11-09 | Astrium Sas | System and method for operating a rechargeable battery having a defective module |
US7893656B2 (en) * | 2006-10-25 | 2011-02-22 | Denso Corporation | Semiconductor integrated circuit device for monitoring cell voltages |
US20080191747A1 (en) * | 2007-02-14 | 2008-08-14 | Fujitsu Limited | Semiconductor Intergrated Circuit |
US7965061B2 (en) * | 2008-02-01 | 2011-06-21 | O2Micro, Inc. | Conversion systems with balanced cell currents |
US8917061B2 (en) * | 2009-09-18 | 2014-12-23 | Schneider Electric It Corporation | System and method for battery cell balancing |
US8947052B2 (en) * | 2009-10-27 | 2015-02-03 | Mitsumi Electric Co., Ltd. | Charge-discharge control circuit, semiconductor integrated circuit, method of controlling charging and discharging |
US20130241471A1 (en) * | 2012-03-14 | 2013-09-19 | Ricoh Company, Ltd. | Charge control circuit and battery device |
US20140015490A1 (en) * | 2012-07-13 | 2014-01-16 | Fu-Sheng Tsai | Method and apparatus for performing battery balancing control with aid of pluggable mechanism |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107852099A (en) * | 2015-07-15 | 2018-03-27 | 戴洛格半导体公司 | Power converter with adaptive output voltage |
US10438659B2 (en) * | 2016-12-30 | 2019-10-08 | Intel Corporation | Method and apparatus for multi-level setback read for three dimensional crosspoint memory |
US20180205239A1 (en) * | 2017-01-17 | 2018-07-19 | Taiyo Yuden Co., Ltd. | Power supply module with lithium ion capacitor |
DE102019103144A1 (en) * | 2019-02-08 | 2020-08-13 | Infineon Technologies Ag | Device and method for monitoring the reliability of a cell impedance measurement of a battery cell |
DE102019103144B4 (en) * | 2019-02-08 | 2020-10-15 | Infineon Technologies Ag | Device and method for monitoring the reliability of a cell impedance measurement of a battery cell |
US11280844B2 (en) | 2019-02-08 | 2022-03-22 | Infineon Technologies Ag | Device and method for monitoring a reliability of a cell impedance measurement of a battery cell |
US20230198270A1 (en) * | 2021-12-22 | 2023-06-22 | Microsoft Technology Licensing, Llc | Power Source Current Balancing System and Method |
US11923703B2 (en) * | 2021-12-22 | 2024-03-05 | Microsoft Technology Licensing, Llc | Power source current balancing system and method |
CN114567055A (en) * | 2022-04-28 | 2022-05-31 | 荣耀终端有限公司 | Charging method and related equipment |
Also Published As
Publication number | Publication date |
---|---|
JP2014121139A (en) | 2014-06-30 |
JP6055298B2 (en) | 2016-12-27 |
US9583952B2 (en) | 2017-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11349144B2 (en) | Rechargeable multi-cell battery | |
US9583952B2 (en) | Shunt circuit, charging system and integrated circuit | |
US7863863B2 (en) | Multi-cell battery pack charge balance circuit | |
JP5764260B2 (en) | Battery system and method for supplying an intermediate voltage | |
JP6225588B2 (en) | Power storage device and method for controlling power storage device | |
US9160179B2 (en) | Charging apparatus and charging method | |
KR101387733B1 (en) | Battery pack, battery pack arrangement and electric apparatus | |
KR20130123098A (en) | Balancing system for battery and method for balancing of battery using the same | |
JP2009286292A (en) | Vehicular power supply device | |
KR20190048972A (en) | Starting battery system for cell balancing of Lithium battery pack and capacitor | |
US20180191173A1 (en) | Battery Balancing Circuit | |
JP2015070653A (en) | Battery voltage equalization control device and method | |
US8253379B2 (en) | Charge circuit for battery cells | |
JP2010008227A (en) | Power supply system | |
US9935472B2 (en) | Battery pack | |
JP5423955B2 (en) | Electric vehicle battery module | |
JP2018117438A (en) | Power source module with lithium ion capacitor | |
JP4440717B2 (en) | DC voltage supply device | |
JP5839168B2 (en) | Charge / discharge test equipment | |
US20190043674A1 (en) | Electric power storage apparatus | |
CN111527664B (en) | Battery pack | |
JP2015224884A (en) | Multiple battery pack state monitoring system | |
KR20200041706A (en) | Apparatus and method for battery management | |
US20220285965A1 (en) | Battery module, battery unit, and converter device | |
Meikap et al. | An Arduino Based Modular Battery Management System for Protection and Real Time Monitoring of Lithium-Ion Cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ROHM CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIYANAGA, KOICHI;REEL/FRAME:031782/0281 Effective date: 20131212 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |