US20120142133A1 - Method for fabricating semiconductor lighting chip - Google Patents
Method for fabricating semiconductor lighting chip Download PDFInfo
- Publication number
- US20120142133A1 US20120142133A1 US13/211,326 US201113211326A US2012142133A1 US 20120142133 A1 US20120142133 A1 US 20120142133A1 US 201113211326 A US201113211326 A US 201113211326A US 2012142133 A1 US2012142133 A1 US 2012142133A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor
- fabricating
- semiconductor layer
- lighting chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/14—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a carrier transport control structure, e.g. highly-doped semiconductor layer or current-blocking structure
- H01L33/145—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a carrier transport control structure, e.g. highly-doped semiconductor layer or current-blocking structure with a current-blocking structure
Definitions
- the disclosure generally relates to a method for fabricating a semiconductor lighting chip.
- LEDs light emitting diodes
- FIG. 1 is a diagram showing a first step of a method for fabricating a semiconductor lighting chip according to an embodiment of the present disclosure.
- FIG. 2 is a diagram showing a second step of the method for fabricating a semiconductor lighting chip.
- FIG. 3 is a diagram showing a third step of the method for fabricating a semiconductor lighting chip.
- FIG. 4 is a diagram showing a fourth step of the method for fabricating a semiconductor lighting chip.
- FIG. 5 is a diagram showing a fifth step of the method for fabricating a semiconductor lighting chip.
- a substrate 10 with an epitaxial layer 20 formed thereon is provided.
- Materials of the substrate 10 can be selected from a group consisting of sapphire, SiC, Si and GaN.
- the substrate 10 is made of sapphire and a thickness of the substrate 10 ranges between 300 ⁇ m and 600 ⁇ m. In this embodiment, the thickness of the substrate 10 is 430 ⁇ m.
- the substrate 10 defines a number of grooves 12 in an upper surface thereof.
- the grooves 12 are arranged at intervals and formed by wet etching or other method, whereby the remaining portion of the upper surface of the substrate 10 between the grooves 12 is formed with protrusions 14 .
- the grooves 12 and the protrusions 14 are alternatively positioned along the upper surface of the substrate 10 from a lateral side to an opposite lateral side of the substrate 10 . That is, each of the protrusions 14 is formed between each two neighboring grooves 12 , and each of the grooves 12 is formed between each two neighboring protrusions 14 .
- a depth of each of the grooves 12 ranges between 0.3 ⁇ m and 1.5 ⁇ m, which is determined by etching time and etching solutions. In this embodiment, the depth of each of the grooves 12 is 1 ⁇ m to achieve a desired pattern on the substrate 10 .
- a buffer layer 60 is formed in the groove 12 of the substrate 10 by low-temperature growth techniques before growing the epitaxial layer 20 .
- a thickness of the buffer layer 60 is 20 nm, which is suitable for growth of the epitaxial layers 20 .
- the buffer layer 60 can be made of AlN or GaN and has a lattice constant matching that of the epitaxial layers 20 , therefore reducing dislocation defects 22 in the epitaxial layer 20 .
- the epitaxial layer 20 includes a first semiconductor layer 30 , an active layer 40 and a second semiconductor layer 50 subsequently formed on the substrate 10 .
- the first semiconductor layer 30 is an n-type GaN layer
- the second semiconductor layer 50 is a p-type GaN layer
- the active layer 40 is a multiple quantum well (MQW) layer.
- a thickness of the first semiconductor layer 30 is 4 ⁇ m
- a thickness of the second semiconductor layer 50 is 0.1 ⁇ m
- a thickness of the active layer 40 is 0.125 ⁇ m.
- the epitaxial layer 20 can be formed on the substrate 10 by epitaxial lateral overgrowth (ELO), FIELO (facet-initialed ELO), Pendeo-epitaxy, or facet-controlled ELO (FACELO).
- ELO epitaxial lateral overgrowth
- FIELO facet-initialed ELO
- FACELO facet-controlled ELO
- the epitaxial layer 20 is grown by FIELO technique.
- the dislocation defects 22 formed in the epitaxial layer 20 will mostly gather at a region right above the protrusions 14 of the substrate 10 , because the dislocation defects 22 above the grooves 12 shift from their original positions.
- the dislocation defects 22 traverse the first semiconductor layer 30 , the active layer 40 and the second semiconductor layer 50 .
- a number of recesses 24 are formed by wet etching the upper surface of the second semiconductor layer 50 .
- the etching solution of the wet etching can be KOH or H 3 PO 4 . Because a surface energy of the dislocation defects 22 is lower than that of other portion of the epitaxial layer 20 , and the dislocation defects 22 can easily react with the etching solution, the etching will begin from the position of the dislocation defects 22 in the second semiconductor layer 50 and downwards to the first semiconductor layer 30 . Due to that a surface energy of the (10-1-1) plane of the epitaxial layer 20 is the lowest, the etching solution will etch the (10-1-1) plane to form the recesses 24 with a triangle-shaped profile.
- a depth of each of the recesses 24 can be controlled in a range from 0.1 ⁇ m to 1 ⁇ m.
- the recesses 24 extend downwards to the bottom of active layer 40 and a depth of each of the recesses 24 is about 0.225 ⁇ m. Accordingly, most of the dislocation defects 22 in the active layer 40 will be removed by etching. Recombination rate of holes and electrons will be improved and therefore increasing lighting efficiency of the semiconductor lighting chip.
- the recesses 24 formed by etching can increase the surface area of the active layer 40 and help light emitted from the active layer 40 to travel to a surrounding environment.
- a width of each of the recesses 24 formed by the wet etching gradually decreases along a top-to-bottom direction of the epitaxial layer 20 .
- light emitted from the active layer 40 will easily travel to the surrounding environment via the inclined sidewalls of the recesses 24 and light extraction efficiency of the semiconductor lighting chip is improved thereby.
- downward light emitted from the active layer 40 will be reflected back by the protrusion 14 , as shown in FIG. 5 .
- an insulation layer 70 is formed on the epitaxial layer 20 by plasma chemical vapor deposition (PECVD), sol-gel method, E-beam gun evaporation, ion beam sputtering or physical vapor deposition.
- PECVD plasma chemical vapor deposition
- sol-gel method sol-gel method
- E-beam gun evaporation ion beam sputtering or physical vapor deposition.
- the insulation layer 70 fills the recesses 24 and covers the upper surface of the second semiconductor layer 50 .
- the insulation layer 70 is for limiting the current path in the cone-shaped active layer 40 and the second semiconductor layer 50 , and preventing conducive materials employed in later processes from entering the recesses 24 .
- the insulation layer 70 can be made of SiO 2 , and a thickness of the insulation layer 70 ranges between 0.1 ⁇ m and 0.2 ⁇ m.
- a part of the insulation layer 70 right above the second semiconductor layer 50 is removed, and the other part of the insulation layer 70 remains in the recesses 24 .
- the method for removing the insulation layer 70 includes but is not limited to chemical-mechanical polish (CMP), wet etching and dry etching.
- CMP chemical-mechanical polish
- a transparent conductive layer 80 is formed on the upper surfaces of the second semiconductor layer 50 and the insulation layer 70 by vacuum evaporation, sputtering, chemical vapor deposition or E-gun evaporation.
- the transparent conductive layer 80 can be made of conductive materials such as indium-tin oxide (ITO) or Ni—Au alloy, therefore making current distributing uniformly on the second semiconductor layer 50 . Due to the current blocking function of the insulation layer 70 remained in the recesses 24 , current will flow to the first semiconductor layer 30 through the second semiconductor layer 50 and the active layer 40 sandwiched between each two adjacent recesses 24 .
- parts of the transparent conductive layer 80 , the insulation layer 70 and the first semiconductor layer 30 are etched away by photolithography technology to expose a part of a top of the first semiconductor layer 30 , which functions as an electrode supporting region.
- a first electrode 90 is formed on the electrode supporting region by vacuum evaporation, sputtering, chemical vapor deposition or E-gun evaporation.
- a second electrode 92 is formed on an upper surface of the transparent conductive layer 80 .
- the semiconductor lighting chip fabricated by the above-disclosed method has a relatively high lighting efficiency, and therefore can be widely used in high lumen solid state lamps.
- the semiconductor lighting structure in the present invention relates to light-emitting diode chips and laser diode chips, which is formed by semiconductor materials and capable of emitting light.
Abstract
Description
- The disclosure generally relates to a method for fabricating a semiconductor lighting chip.
- In recent years, due to excellent light quality and high luminous efficiency, light emitting diodes (LEDs) have increasingly been used as substitutes for incandescent bulbs, compact fluorescent lamps and fluorescent tubes as light sources of illumination devices.
- Due to lattice mismatch between epitaxial layers and epitaxial substrates, dislocation will appear during the growth of the epitaxial layers. The minority carriers will be captured by the dislocation and release heat in a form of nonradiative recombination, therefore reducing luminescent efficiency of the lighting chip.
- Therefore, a method for fabricating a semiconductor lighting chip is desired to overcome the above described shortcomings.
- Many aspects of the disclosure can be better understood with reference to the following drawings. The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the disclosure. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.
-
FIG. 1 is a diagram showing a first step of a method for fabricating a semiconductor lighting chip according to an embodiment of the present disclosure. -
FIG. 2 is a diagram showing a second step of the method for fabricating a semiconductor lighting chip. -
FIG. 3 is a diagram showing a third step of the method for fabricating a semiconductor lighting chip. -
FIG. 4 is a diagram showing a fourth step of the method for fabricating a semiconductor lighting chip. -
FIG. 5 is a diagram showing a fifth step of the method for fabricating a semiconductor lighting chip. - An embodiment of a method for fabricating a semiconductor lighting chip will now be described in detail below and with reference to the drawings.
- Referring to
FIG. 1 , asubstrate 10 with anepitaxial layer 20 formed thereon is provided. Materials of thesubstrate 10 can be selected from a group consisting of sapphire, SiC, Si and GaN. In this embodiment, thesubstrate 10 is made of sapphire and a thickness of thesubstrate 10 ranges between 300 μm and 600 μm. In this embodiment, the thickness of thesubstrate 10 is 430 μm. - The
substrate 10 defines a number ofgrooves 12 in an upper surface thereof. Thegrooves 12 are arranged at intervals and formed by wet etching or other method, whereby the remaining portion of the upper surface of thesubstrate 10 between thegrooves 12 is formed withprotrusions 14. Thegrooves 12 and theprotrusions 14 are alternatively positioned along the upper surface of thesubstrate 10 from a lateral side to an opposite lateral side of thesubstrate 10. That is, each of theprotrusions 14 is formed between each two neighboringgrooves 12, and each of thegrooves 12 is formed between each two neighboringprotrusions 14. A depth of each of thegrooves 12 ranges between 0.3 μm and 1.5 μm, which is determined by etching time and etching solutions. In this embodiment, the depth of each of thegrooves 12 is 1 μm to achieve a desired pattern on thesubstrate 10. - In order to improve growth quality of the
epitaxial layer 20 on thesubstrate 10, abuffer layer 60 is formed in thegroove 12 of thesubstrate 10 by low-temperature growth techniques before growing theepitaxial layer 20. A thickness of thebuffer layer 60 is 20 nm, which is suitable for growth of theepitaxial layers 20. Thebuffer layer 60 can be made of AlN or GaN and has a lattice constant matching that of theepitaxial layers 20, therefore reducingdislocation defects 22 in theepitaxial layer 20. - The
epitaxial layer 20 includes afirst semiconductor layer 30, anactive layer 40 and asecond semiconductor layer 50 subsequently formed on thesubstrate 10. In this embodiment, thefirst semiconductor layer 30 is an n-type GaN layer, thesecond semiconductor layer 50 is a p-type GaN layer and theactive layer 40 is a multiple quantum well (MQW) layer. A thickness of thefirst semiconductor layer 30 is 4 μm, a thickness of thesecond semiconductor layer 50 is 0.1 μm and a thickness of theactive layer 40 is 0.125 μm. - For further reducing the
dislocation defects 22, theepitaxial layer 20 can be formed on thesubstrate 10 by epitaxial lateral overgrowth (ELO), FIELO (facet-initialed ELO), Pendeo-epitaxy, or facet-controlled ELO (FACELO). In this embodiment, theepitaxial layer 20 is grown by FIELO technique. Thedislocation defects 22 formed in theepitaxial layer 20 will mostly gather at a region right above theprotrusions 14 of thesubstrate 10, because the dislocation defects 22 above thegrooves 12 shift from their original positions. Thedislocation defects 22 traverse thefirst semiconductor layer 30, theactive layer 40 and thesecond semiconductor layer 50. - Referring to
FIG. 2 , a number ofrecesses 24 are formed by wet etching the upper surface of thesecond semiconductor layer 50. The etching solution of the wet etching can be KOH or H3PO4. Because a surface energy of thedislocation defects 22 is lower than that of other portion of theepitaxial layer 20, and thedislocation defects 22 can easily react with the etching solution, the etching will begin from the position of thedislocation defects 22 in thesecond semiconductor layer 50 and downwards to thefirst semiconductor layer 30. Due to that a surface energy of the (10-1-1) plane of theepitaxial layer 20 is the lowest, the etching solution will etch the (10-1-1) plane to form therecesses 24 with a triangle-shaped profile. - By controlling the etching time, a depth of each of the
recesses 24 can be controlled in a range from 0.1 μm to 1 μm. In this embodiment, therecesses 24 extend downwards to the bottom ofactive layer 40 and a depth of each of therecesses 24 is about 0.225 μm. Accordingly, most of thedislocation defects 22 in theactive layer 40 will be removed by etching. Recombination rate of holes and electrons will be improved and therefore increasing lighting efficiency of the semiconductor lighting chip. - Furthermore, the
recesses 24 formed by etching can increase the surface area of theactive layer 40 and help light emitted from theactive layer 40 to travel to a surrounding environment. Besides, due to inclined sidewalls of therecesses 24, a width of each of therecesses 24 formed by the wet etching gradually decreases along a top-to-bottom direction of theepitaxial layer 20. Compared with recesses with vertical sidewalls by dry etching, light emitted from theactive layer 40 will easily travel to the surrounding environment via the inclined sidewalls of therecesses 24 and light extraction efficiency of the semiconductor lighting chip is improved thereby. On the other hand, downward light emitted from theactive layer 40 will be reflected back by theprotrusion 14, as shown inFIG. 5 . - Referring to
FIG. 3 , aninsulation layer 70 is formed on theepitaxial layer 20 by plasma chemical vapor deposition (PECVD), sol-gel method, E-beam gun evaporation, ion beam sputtering or physical vapor deposition. Theinsulation layer 70 fills therecesses 24 and covers the upper surface of thesecond semiconductor layer 50. Theinsulation layer 70 is for limiting the current path in the cone-shapedactive layer 40 and thesecond semiconductor layer 50, and preventing conducive materials employed in later processes from entering therecesses 24. Theinsulation layer 70 can be made of SiO2, and a thickness of theinsulation layer 70 ranges between 0.1 μm and 0.2 μm. - After that, referring to
FIG. 4 , a part of theinsulation layer 70 right above thesecond semiconductor layer 50 is removed, and the other part of theinsulation layer 70 remains in therecesses 24. The method for removing theinsulation layer 70 includes but is not limited to chemical-mechanical polish (CMP), wet etching and dry etching. Thereafter, a transparentconductive layer 80 is formed on the upper surfaces of thesecond semiconductor layer 50 and theinsulation layer 70 by vacuum evaporation, sputtering, chemical vapor deposition or E-gun evaporation. The transparentconductive layer 80 can be made of conductive materials such as indium-tin oxide (ITO) or Ni—Au alloy, therefore making current distributing uniformly on thesecond semiconductor layer 50. Due to the current blocking function of theinsulation layer 70 remained in therecesses 24, current will flow to thefirst semiconductor layer 30 through thesecond semiconductor layer 50 and theactive layer 40 sandwiched between each twoadjacent recesses 24. - Finally, referring to
FIG. 5 , parts of the transparentconductive layer 80, theinsulation layer 70 and thefirst semiconductor layer 30 are etched away by photolithography technology to expose a part of a top of thefirst semiconductor layer 30, which functions as an electrode supporting region. And then, afirst electrode 90 is formed on the electrode supporting region by vacuum evaporation, sputtering, chemical vapor deposition or E-gun evaporation. After that, asecond electrode 92 is formed on an upper surface of the transparentconductive layer 80. - The semiconductor lighting chip fabricated by the above-disclosed method has a relatively high lighting efficiency, and therefore can be widely used in high lumen solid state lamps.
- The semiconductor lighting structure in the present invention relates to light-emitting diode chips and laser diode chips, which is formed by semiconductor materials and capable of emitting light.
- It is believed that the present embodiments and their advantages will be understood from the foregoing description, and it will be apparent that various changes may be made thereto without departing from the spirit and scope of the disclosure or sacrificing all of its material advantages, the examples hereinbefore described merely being preferred or exemplary embodiments of the disclosure.
Claims (9)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010573087.3A CN102487111B (en) | 2010-12-04 | 2010-12-04 | Manufacture method for semiconductor light-emitting chip |
CN201010573087.3 | 2010-12-04 | ||
CN201010573087 | 2010-12-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120142133A1 true US20120142133A1 (en) | 2012-06-07 |
US8664026B2 US8664026B2 (en) | 2014-03-04 |
Family
ID=46152581
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/211,326 Expired - Fee Related US8664026B2 (en) | 2010-12-04 | 2011-08-17 | Method for fabricating semiconductor lighting chip |
Country Status (2)
Country | Link |
---|---|
US (1) | US8664026B2 (en) |
CN (1) | CN102487111B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120164773A1 (en) * | 2010-12-28 | 2012-06-28 | Advanced Optoelectronic Technology, Inc. | Method for fabricating semiconductor lighting chip |
US20150108498A1 (en) * | 2012-04-27 | 2015-04-23 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and manufacturing method of the same |
WO2018108840A1 (en) * | 2016-12-15 | 2018-06-21 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for producing a device comprising a layer of iii-n material with surface defects |
US11462661B2 (en) * | 2019-10-22 | 2022-10-04 | PlayNitride Display Co., Ltd. | Micro light emitting diode chip and micro light emitting diode wafer |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101982626B1 (en) * | 2012-10-17 | 2019-05-27 | 엘지이노텍 주식회사 | Light emitting device and lighting device having the same |
CN103811592A (en) * | 2012-11-12 | 2014-05-21 | 展晶科技(深圳)有限公司 | Light emitting diode manufacturing method |
CN103187499B (en) * | 2013-03-07 | 2015-11-25 | 天津三安光电有限公司 | Light-emitting Diode And Its Making Method |
CN104064645B (en) * | 2014-07-03 | 2017-07-14 | 厦门市三安光电科技有限公司 | A kind of lifting LED antistatic effects and the preparation method of brightness |
CN104218069B (en) | 2014-08-26 | 2017-02-01 | 京东方科技集团股份有限公司 | Repair method of OLED (organic light-emitting diode) display device |
CN104393124B (en) * | 2014-11-25 | 2017-04-05 | 天津三安光电有限公司 | A kind of preparation method of LED epitaxial slice structure |
CN109004075B (en) * | 2017-06-06 | 2020-02-07 | 清华大学 | Light emitting diode |
TWI693726B (en) | 2019-08-14 | 2020-05-11 | 錼創顯示科技股份有限公司 | Micro light emitting device and micro light emitting device structure |
CN110444639B (en) * | 2019-08-14 | 2020-12-22 | 錼创显示科技股份有限公司 | Light emitting element and light emitting element structure |
CN113539840A (en) * | 2021-07-07 | 2021-10-22 | 江西龙芯微科技有限公司 | Method for manufacturing integrated circuit package |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020084452A1 (en) * | 1999-02-09 | 2002-07-04 | Pioneer Corporation | Nitride semiconductor light emitting device and manufacturing method thereof |
US20030001161A1 (en) * | 2001-06-12 | 2003-01-02 | Pioneer Corporation | Nitride semiconductor device and method for manufacturing the same |
US6617607B2 (en) * | 2000-04-27 | 2003-09-09 | Sharp Kabushiki Kaisha | Nitride semiconductor laser device and optical pickup apparatus therewith |
US6831302B2 (en) * | 2003-04-15 | 2004-12-14 | Luminus Devices, Inc. | Light emitting devices with improved extraction efficiency |
US7012279B2 (en) * | 2003-10-21 | 2006-03-14 | Lumileds Lighting U.S., Llc | Photonic crystal light emitting device |
US7125732B2 (en) * | 2002-01-24 | 2006-10-24 | Sony Corporation | Semiconductor light emitting device and its manufacturing method |
US20070259464A1 (en) * | 2006-05-05 | 2007-11-08 | Applied Materials, Inc. | Dislocation-specific dielectric mask deposition and lateral epitaxial overgrowth to reduce dislocation density of nitride films |
US7294866B2 (en) * | 2004-03-01 | 2007-11-13 | Epistar Corporation | Flip-chip light-emitting device with micro-reflector |
US7303630B2 (en) * | 2003-11-05 | 2007-12-04 | Sumitomo Electric Industries, Ltd. | Method of growing GaN crystal, method of producing single crystal GaN substrate, and single crystal GaN substrate |
US7446345B2 (en) * | 2005-04-29 | 2008-11-04 | Cree, Inc. | Light emitting devices with active layers that extend into opened pits |
US7554109B2 (en) * | 2003-09-05 | 2009-06-30 | Dot Metrics Technology, Inc. | Quantum dot optoelectronic devices with nanoscale epitaxial lateral overgrowth and methods of manufacture |
US7560725B2 (en) * | 1999-12-24 | 2009-07-14 | Toyoda Gosei Co., Ltd. | Method for fabricating group III nitride compound semiconductors and group III nitride compound semiconductor devices |
US20100135349A1 (en) * | 2001-12-24 | 2010-06-03 | Crystal Is, Inc. | Nitride semiconductor heterostructures and related methods |
US7790489B2 (en) * | 2004-08-10 | 2010-09-07 | Hitachi Cable, Ltd. | III-V group nitride system semiconductor self-standing substrate, method of making the same and III-V group nitride system semiconductor wafer |
US7858992B2 (en) * | 2003-04-24 | 2010-12-28 | Sharp Kabushiki Kaisha | Nitride semiconductor light-emitting device, method of fabricating it, and semiconductor optical apparatus |
US20110012233A1 (en) * | 2005-06-23 | 2011-01-20 | Keiji Ishibashi | Group iii nitride crystal substrate, epilayer-containing group iii nitride crystal substrate, semiconductor device and method of manufacturing the same |
US20110084310A1 (en) * | 2008-01-18 | 2011-04-14 | Universite Paris-Sud | Method for obtaining a structured material with through openings, in particular nitrides of type iii semiconductors structured according to photonic crystal patterns |
US8026117B2 (en) * | 2005-09-13 | 2011-09-27 | Philips Lumides Lighting Company LLC | Semiconductor light emitting device with lateral current injection in the light emitting region |
US8129711B2 (en) * | 2007-07-12 | 2012-03-06 | Samsung Led Co., Ltd. | Nitride semiconductor light emitting device and fabrication method thereof |
US8232568B2 (en) * | 2009-08-21 | 2012-07-31 | Bridgelux, Inc. | High brightness LED utilizing a roughened active layer and conformal cladding |
US8513039B2 (en) * | 2010-12-28 | 2013-08-20 | Advanced Optoelectronic Technology, Inc. | Method for fabricating semiconductor lighting chip |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3973799B2 (en) * | 1999-07-06 | 2007-09-12 | 松下電器産業株式会社 | Gallium nitride compound semiconductor light emitting device |
US7279718B2 (en) | 2002-01-28 | 2007-10-09 | Philips Lumileds Lighting Company, Llc | LED including photonic crystal structure |
JP3997827B2 (en) * | 2002-04-30 | 2007-10-24 | 住友電気工業株式会社 | Gallium nitride growth substrate, gallium nitride growth substrate manufacturing method, and gallium nitride substrate manufacturing method |
JP2006339534A (en) * | 2005-06-03 | 2006-12-14 | Sony Corp | Light emitting diode, manufacturing method therefor, light emitting diode back light, light emitting diode lighting device, light emitting diode display and electronic apparatus |
JP2007300017A (en) * | 2006-05-02 | 2007-11-15 | Sanken Electric Co Ltd | Semiconductor light emitting element |
JP4915218B2 (en) * | 2006-11-17 | 2012-04-11 | ソニー株式会社 | Manufacturing method of light emitting diode |
-
2010
- 2010-12-04 CN CN201010573087.3A patent/CN102487111B/en not_active Expired - Fee Related
-
2011
- 2011-08-17 US US13/211,326 patent/US8664026B2/en not_active Expired - Fee Related
Patent Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6537839B2 (en) * | 1999-02-09 | 2003-03-25 | Pioneer Corporation | Nitride semiconductor light emitting device and manufacturing method thereof |
US20020084452A1 (en) * | 1999-02-09 | 2002-07-04 | Pioneer Corporation | Nitride semiconductor light emitting device and manufacturing method thereof |
US7560725B2 (en) * | 1999-12-24 | 2009-07-14 | Toyoda Gosei Co., Ltd. | Method for fabricating group III nitride compound semiconductors and group III nitride compound semiconductor devices |
US6617607B2 (en) * | 2000-04-27 | 2003-09-09 | Sharp Kabushiki Kaisha | Nitride semiconductor laser device and optical pickup apparatus therewith |
US6891189B2 (en) * | 2000-04-27 | 2005-05-10 | Sharp Kabushiki Kaisha | Nitride semiconductor laser device and optical pickup apparatus therewith |
US20030001161A1 (en) * | 2001-06-12 | 2003-01-02 | Pioneer Corporation | Nitride semiconductor device and method for manufacturing the same |
US20100135349A1 (en) * | 2001-12-24 | 2010-06-03 | Crystal Is, Inc. | Nitride semiconductor heterostructures and related methods |
US7125732B2 (en) * | 2002-01-24 | 2006-10-24 | Sony Corporation | Semiconductor light emitting device and its manufacturing method |
US6831302B2 (en) * | 2003-04-15 | 2004-12-14 | Luminus Devices, Inc. | Light emitting devices with improved extraction efficiency |
US7858992B2 (en) * | 2003-04-24 | 2010-12-28 | Sharp Kabushiki Kaisha | Nitride semiconductor light-emitting device, method of fabricating it, and semiconductor optical apparatus |
US7554109B2 (en) * | 2003-09-05 | 2009-06-30 | Dot Metrics Technology, Inc. | Quantum dot optoelectronic devices with nanoscale epitaxial lateral overgrowth and methods of manufacture |
US7012279B2 (en) * | 2003-10-21 | 2006-03-14 | Lumileds Lighting U.S., Llc | Photonic crystal light emitting device |
US7303630B2 (en) * | 2003-11-05 | 2007-12-04 | Sumitomo Electric Industries, Ltd. | Method of growing GaN crystal, method of producing single crystal GaN substrate, and single crystal GaN substrate |
US7294866B2 (en) * | 2004-03-01 | 2007-11-13 | Epistar Corporation | Flip-chip light-emitting device with micro-reflector |
US7790489B2 (en) * | 2004-08-10 | 2010-09-07 | Hitachi Cable, Ltd. | III-V group nitride system semiconductor self-standing substrate, method of making the same and III-V group nitride system semiconductor wafer |
US7446345B2 (en) * | 2005-04-29 | 2008-11-04 | Cree, Inc. | Light emitting devices with active layers that extend into opened pits |
US7611917B2 (en) * | 2005-04-29 | 2009-11-03 | Cree, Inc. | Methods of forming light emitting devices with active layers that extend into opened pits |
US20110012233A1 (en) * | 2005-06-23 | 2011-01-20 | Keiji Ishibashi | Group iii nitride crystal substrate, epilayer-containing group iii nitride crystal substrate, semiconductor device and method of manufacturing the same |
US8026117B2 (en) * | 2005-09-13 | 2011-09-27 | Philips Lumides Lighting Company LLC | Semiconductor light emitting device with lateral current injection in the light emitting region |
US20070259464A1 (en) * | 2006-05-05 | 2007-11-08 | Applied Materials, Inc. | Dislocation-specific dielectric mask deposition and lateral epitaxial overgrowth to reduce dislocation density of nitride films |
US8129711B2 (en) * | 2007-07-12 | 2012-03-06 | Samsung Led Co., Ltd. | Nitride semiconductor light emitting device and fabrication method thereof |
US8440996B2 (en) * | 2007-07-12 | 2013-05-14 | Samsung Electronics Co., Ltd. | Nitride semiconductor light emitting device and fabrication method thereof |
US20110084310A1 (en) * | 2008-01-18 | 2011-04-14 | Universite Paris-Sud | Method for obtaining a structured material with through openings, in particular nitrides of type iii semiconductors structured according to photonic crystal patterns |
US8232568B2 (en) * | 2009-08-21 | 2012-07-31 | Bridgelux, Inc. | High brightness LED utilizing a roughened active layer and conformal cladding |
US8513039B2 (en) * | 2010-12-28 | 2013-08-20 | Advanced Optoelectronic Technology, Inc. | Method for fabricating semiconductor lighting chip |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120164773A1 (en) * | 2010-12-28 | 2012-06-28 | Advanced Optoelectronic Technology, Inc. | Method for fabricating semiconductor lighting chip |
US8513039B2 (en) * | 2010-12-28 | 2013-08-20 | Advanced Optoelectronic Technology, Inc. | Method for fabricating semiconductor lighting chip |
US20150108498A1 (en) * | 2012-04-27 | 2015-04-23 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and manufacturing method of the same |
WO2018108840A1 (en) * | 2016-12-15 | 2018-06-21 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for producing a device comprising a layer of iii-n material with surface defects |
FR3060837A1 (en) * | 2016-12-15 | 2018-06-22 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING A DEVICE COMPRISING A LAYER OF III-N MATERIAL WITH SURFACE DEFECTS |
US11462661B2 (en) * | 2019-10-22 | 2022-10-04 | PlayNitride Display Co., Ltd. | Micro light emitting diode chip and micro light emitting diode wafer |
Also Published As
Publication number | Publication date |
---|---|
CN102487111B (en) | 2014-08-27 |
US8664026B2 (en) | 2014-03-04 |
CN102487111A (en) | 2012-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8664026B2 (en) | Method for fabricating semiconductor lighting chip | |
US8952401B2 (en) | Semiconductor light emitting device, wafer, and method for manufacturing nitride semiconductor crystal layer | |
US8410506B2 (en) | High efficiency light emitting diode | |
US7781242B1 (en) | Method of forming vertical structure light emitting diode with heat exhaustion structure | |
US20100133567A1 (en) | Semiconductor light emitting device and method of manufacturing the same | |
US20140048830A1 (en) | Light emitting device and manufacturing method thereof | |
JP2007294972A (en) | Light emitting element and method of manufacturing same | |
JP2012500479A (en) | Method for manufacturing a semiconductor light-emitting device with double-sided passivation | |
US8513039B2 (en) | Method for fabricating semiconductor lighting chip | |
CN103000778A (en) | Light emitting diode structure and manufacturing method thereof | |
US7781248B2 (en) | Method of manufacturing nitride semiconductor light emitting device and nitride semiconductor light emitting device manufactured using the method | |
KR101525913B1 (en) | Verticle light emitting diodes and its fabricating method | |
JP5165668B2 (en) | Semiconductor light emitting device and manufacturing method thereof | |
KR101862407B1 (en) | Nitride semiconductor light emitting device and Method for fabricating the same | |
US20120196391A1 (en) | Method for fabricating semiconductor lighting chip | |
KR100604562B1 (en) | Light emitting diode and fabricating method thereof | |
US8394653B2 (en) | Method for fabricating semiconductor lighting chip | |
CN106030831B (en) | For manufacturing the method and opto-electronic semiconductor module of layer sequence | |
TWI420704B (en) | Method for manufacturing light-emitting semiconductor chip | |
JP5449415B2 (en) | Semiconductor light emitting device | |
KR20140036396A (en) | Light emitting diode comprising porous transparent electrode and method of fabricating the same | |
JP5449414B2 (en) | Semiconductor light emitting device | |
KR101078063B1 (en) | High efficiency light emitting diode | |
KR101156451B1 (en) | High efficiency light emitting diode | |
KR100730752B1 (en) | Compound semiconductor having supper lattice layer and light emitting diode using the same and method for fabricating the ligth emitting diode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED OPTOELECTRONIC TECHNOLOGY, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TU, PO-MIN;HUANG, SHIH-CHENG;REEL/FRAME:026760/0984 Effective date: 20110810 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220304 |