US20080201588A1 - Semiconductor device and method for reducing power consumption in a system having interconnected devices - Google Patents
Semiconductor device and method for reducing power consumption in a system having interconnected devices Download PDFInfo
- Publication number
- US20080201588A1 US20080201588A1 US12/018,272 US1827208A US2008201588A1 US 20080201588 A1 US20080201588 A1 US 20080201588A1 US 1827208 A US1827208 A US 1827208A US 2008201588 A1 US2008201588 A1 US 2008201588A1
- Authority
- US
- United States
- Prior art keywords
- command
- semiconductor device
- address
- match
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Definitions
- the present invention relates generally to semiconductor devices. More particularly, the present invention relates to a system having an arrangement having a plurality of semiconductor devices.
- Power consumption control is important in memory and system design, and there are potential benefits in reducing power consumption. For instance, a memory system that is battery-powered benefits from a longer battery life if power consumption by the memory system is reduced. There also are benefits in reducing power consumption for a memory system that is not battery-powered. For instance, reducing power consumption in a main logic system reduces electric currents and voltages thereby reducing heat generation during active operation.
- a semiconductor device for use in a serial interconnection arrangement of semiconductor devices.
- the semiconductor device comprises: command circuitry for receiving commands and forwarding at least some of the commands; and core circuitry configured to operate with normal power consumption for those commands that are addressed to the semiconductor device, and operate with reduced power consumption for those commands that are not addressed to the semiconductor device.
- each command comprises an ID number.
- the semiconductor device may further comprise a determiner for determining for each command if the command is addressed to the semiconductor device based on the ID number of the command and the device address of the semiconductor device.
- the core circuitry may comprise an internal clock producer for producing at least one clock for processing commands.
- the internal clock producer may be enabled upon determining that the ID number of the command matches the device address of the semiconductor device, the core circuitry thereby operating with the normal power consumption.
- the internal clock producer may be disabled upon determining that the ID number of the command does not match the device address of the semiconductor device, the core circuitry thereby operating with the reduced power consumption.
- the command may further include an OP code.
- the internal clock producer may include an OP code clock producer for producing an OP code clock if the ID number of the command matches the device address of the semiconductor device.
- the OP code clock facilitates processing of an OP code of the command.
- the core circuitry may provide a read output that is a substantially static output comprising an output from the memory that is generated while a read operation is not in progress.
- a method in a semiconductor device of a serial interconnection arrangement of semiconductor devices comprises: receiving commands and forwarding at least some of the commands at the semiconductor device; operating the semiconductor device with normal power consumption for those commands that are addressed to the semiconductor device; and operating the semiconductor device with reduced power consumption for those commands that are not addressed to that semiconductor device.
- a system comprising: a controller; and a plurality of semiconductor devices connected in-series, one of the semiconductor devices being connected to the controller.
- Each of the semiconductor devices includes: command circuitry for receiving commands and forwarding at least some of the commands; and core circuitry configured to operate with normal power consumption for those commands that are addressed to the semiconductor device, and operates with reduced power consumption for those commands that are not addressed to the semiconductor device.
- a system having a memory controller and a plurality of memory devices connected in-series that communicate with the memory controller.
- a memory device designated by an ID number performs operations at a normal power consumption level.
- the other devices that are not designated perform signal forwarding operations at a reduced power consumption level.
- the designated memory device enables its internal clock generator to generate all clocks necessary for operations.
- their internal clock generators generate clocks to perform partial operations for forwarding commands to next memory devices. Such partial operations are performed at the reduced power consumption level.
- a memory device does not forward the input command to the next memory device when there is an ID match. Therefore, the memory devices that do not receive the command will not perform operations at the normal power consumption level, with the result that the power consumption by the system will be reduced.
- a memory device transmits the command replacing the content thereof with a static output. Therefore, the memory devices that receive such commands with replacements perform operations at the reduced power consumption level, with the result that the power consumption by the system will be reduced.
- the semiconductor devices are processors and memory devices that may operate with different power consumption levels.
- the memory devices may be volatile memory devices (e.g., random accesses memories) or non-volatile memory devices (e.g., flash devices).
- FIG. 1 is a block diagram of a serial interconnection arrangement of a plurality of memory devices, to which embodiments of the present invention are applicable;
- FIG. 2 is a block diagram of a system having series-connected memory devices, to which embodiments of the present invention are applicable;
- FIG. 3 is a schematic of example command formats for the system as shown in FIG. 2 ;
- FIG. 4 is a block diagram showing part of the series-connected memory devices shown in FIG. 2 ;
- FIG. 5 is a block diagram showing details of one of the memory devices shown in FIG. 2 ;
- FIG. 6 is a schematic showing a command interpreter shown in FIG. 5 ;
- FIG. 7 is a block diagram showing an internal clock generator shown in FIG. 5 ;
- FIGS. 8A , 8 B are block diagrams showing details of the internal clock generator shown in FIG. 7 ;
- FIGS. 9A , 9 B are signaling diagrams for example signals in the circuitry shown in FIG. 6 ;
- FIGS. 10A , 10 B are signaling diagrams of example signals in the circuitry shown in FIG. 5 ;
- FIG. 11 is a block diagram of a system having memory devices that are connected in-series
- FIG. 12 is a block diagram of the system in which details of the common operation path are provided.
- FIG. 13 is a signaling diagram of example signals in the system shown in FIG. 12 ;
- FIG. 14 is a schematic of example circuitry of a memory device for implementing a command truncation feature
- FIG. 15 is a signaling diagram of example signals in the circuitry shown in FIG. 14 ;
- FIG. 16 is a graph illustrating an example correlation between a selected device number and power consumption with the truncation feature.
- the present invention relates generally to a system having an arrangement including a plurality of semiconductor devices.
- the devices may operate with different power consumption levels.
- Examples of the semiconductor devices are processors and memory devices that may operate with different power consumption levels.
- the memory devices may be volatile memory devices (e.g., random accesses memories) or non-volatile memory devices (e.g., flash devices).
- Examples described herein can find application in serial interconnections having a plurality of devices connected in-series. More generally, the embodiments described herein can find application in system architectures employing serial interconnection configurations having a plurality of semiconductor devices connected in-series by serial links or parallel links. Serial interconnection arrangements form a subset of architectures in which devices are connected together in-series with serial or parallel links. An overview of the system architecture having series-connected memory devices is provided below with reference to FIG. 1 .
- FIG. 1 shows a serial interconnection arrangement of a plurality of memory devices that are connected in-series.
- an arrangement 110 includes N memory devices 130 - 1 , 130 - 2 , 130 - 3 , - - - , 130 -N that are connected in-series, N being an integer greater than one.
- a memory controller (not shown) sends a group of signals of data and information to the memory devices of the arrangement 110 . Data or information to be processed is sent to the first device 130 - 1 and propagated through the devices of the series-connected devices.
- the output of the last device 130 -N is open.
- the output of the last (N-th) device 130 -N is connected to the memory controller, so that the memory controller can use the feedback data from the last device 130 -N.
- Each of the memory devices 130 - 1 , 130 - 2 , 130 - 3 , - - - , 130 -N of the arrangement 110 is associated with a unique device address (DA) or device identification number (ID) that is assigned thereto.
- the device addresses of the device 130 - 1 , 130 - 2 , 130 - 3 , - - - , 130 -N are “0”, “1”, “2”, - - - , “N ⁇ 1”, respectively.
- the device addresses (DAs) are represented by, for example, a binary code or number of four bits: “0000”, “0001”, “0010”, - - - , “1110”, respectively.
- Each device has its MSB (most significant bit) first and has its LSB (least significant bit) last.
- the DA can be changed to the LSB first and the MSB last.
- the DAs can be successive numbers from another value (e.g., “1”).
- the DAs can be decremented numbers from a maximum value.
- the memory controller issues control and data information including a specific device address (for a target or designated device) and an operation command. Such information is sent to the first device 130 - 1 and it is propagated through the devices. During the propagation, an input Dn of each device receives incoming information and outgoing information is transmitted from its output Qn to a next device.
- a specific memory device identified as a target or designated device by the specific device address executes the operation command, in accordance with device address matching. Examples of the operation command are memory accesses and data processes.
- FIG. 2 shows a system having a serial interconnection arrangement of a plurality of memory devices connected in-series, to which embodiments of the present invention are applicable.
- 15 devices are connected in-series.
- a system 210 having memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 connected in-series.
- the system 210 has a memory controller 220 connected to a first memory device 230 - 1 via a link 221 .
- Each pair of adjacent memory devices is interconnected via a link.
- FIG. 1 shows a system having a serial interconnection arrangement of a plurality of memory devices connected in-series, to which embodiments of the present invention are applicable.
- 15 devices are connected in-series.
- the system 210 has a memory controller 220 connected to a first memory device 230 - 1 via a link 221 .
- Each pair of adjacent memory devices is interconnected via a link.
- the last memory device 230 - 15 is connected to the memory controller 220 via a link 222 thereby creating a specific type of series architecture, namely a ring architecture.
- the series-connection architecture would be a linear architecture.
- the last memory device 230 - 15 may be connected to some other component instead of the memory controller 220 .
- Ring architectures and linear architectures are both examples of architectures featuring devices connected together in-series.
- the links interconnecting the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 are used to transmit commands over a path that traverses the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 .
- Each command issued by the memory controller 220 includes an ID number and a command OP code (hereinafter simply ‘OP code’), and may also include address information and/or data.
- the ID number included in each command matches the device address of a specifically selected (i.e., a target or designated) memory device.
- a command is contained in a command input (CI) signal sent to the memory devices by the memory controller 220 .
- CI command input
- a memory device determines whether the ID number of the command matches the device address associated with the device. If there is a match, then the memory device executes the operation (OP) code identified by the OP code field of the command. Otherwise, the memory device does not execute the OP code identified by the OP code field of the command and merely forwards the command on to the next memory device.
- FIG. 3 shows example command formats for the memory devices connected in-series as shown in FIG. 2 .
- a first command format 312 - 1 includes an ID number and an OP code. The ID number is used to uniquely identify a selected memory device, while the OP code field contains the OP code to be executed by the selected or designated device. Commands with the first command format 312 - 1 may, for example, be used for commands containing OP codes for reading a register value.
- a second command format 312 - 2 includes an ID number, an OP code and data. Commands with the second command format 312 - 2 may, for example, be used for commands containing OP codes for writing data to a register.
- a third command format 312 - 3 includes an ID number, an OP code, and additional addresses.
- the additional addresses may, for example, include row and/or column addresses for addressing a location in memory cells.
- Commands with the third command format 312 - 3 may, for example, be used for commands containing OP codes for reading data from memory cells of a selected memory device.
- a fourth command format 312 - 4 includes an ID number, an OP code, additional addresses, and data. Commands with the fourth command format 312 - 4 may, for example, be used for commands containing OP codes for writing data to the memory cells of a selected memory device.
- all of four example command formats 312 - 1 , 312 - 2 , 312 - 3 , 312 - 4 start with an ID number for addressing purposes.
- each of the fields of the ID number and the OP code is one byte (eight bits).
- the byte sizes of data and addresses are variable and information on the bytes (or bits) thereof is indicated by the OP code.
- the first memory device 230 - 1 has a command input connection CI and a corresponding command output connection CO.
- each of the other memory devices 230 - 2 , 230 - 3 , - - - , 230 - 15 has a command input connection CI and a corresponding command output connection CO.
- the link 221 of the path form an n-bit wide path.
- the links are serial links when the path is a single bit wide path (i.e., when n is equal to 1). Otherwise, the links are parallel links (i.e., when n is greater than 1).
- control path that traverses the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 .
- the first memory device 230 - 1 has a command strobe input (CSI) connection and a corresponding command strobe output (CSO) connection.
- each of the other memory devices 230 - 2 , 230 - 3 , - - - , 230 - 15 has a CSI connection and a corresponding CSO connection.
- the CSI connection of the first device 230 - 1 is for receiving a command strobe signal SCS 1 issued by the memory controller 220 for enabling the command of the command input signal SCI 1 input to the memory devices 230 - 1 .
- the CSO connection of the device 230 - 1 is for forwarding the command strobe signal to the next device 230 - 2 . Therefore, the forwarded command strobe signal is transmitted as a command strobe signal SCS 2 to the CSI connection of the second memory device 230 - 2 .
- each of the other devices 230 - 2 , 230 - 3 , - - - , 230 - 15 performs the forwarding of the incoming command strobe signal to the next memory device. As such, the command strobe signal is forwarded from one device to the next device.
- the first memory device 230 - 1 has a data strobe input (DSI) connection and a corresponding data strobe output (DSO) connection.
- DSI data strobe input
- DSO data strobe output
- each of the other memory devices 230 - 2 , 230 - 3 , - - - , 230 - 15 has a DSI connection and a corresponding DSO connection.
- the DSI connection of the first device 230 - 1 is for receiving a data strobe signal DCS 1 issued by the memory controller 220 for enabling the output from the memory devices 230 - 1 to the next memory device 230 - 2 .
- the DSO connection of the device 230 - 1 is for forwarding the data strobe signal to the next device 230 - 2 . Therefore, the forwarded data strobe signal is transmitted as a data strobe signal DCS 2 to the DSI connection of the memory device 230 - 2 .
- each of the other devices 230 - 2 , 230 - 3 , - - - , 230 - 15 performs the forwarding of the incoming data strobe signal to the next memory device. As such, the command strobe signal is forwarded from one device to the next device.
- a clock signal SCK is provided by the memory controller 220 to all of the devices commonly (i.e., a common synchronous clocking fashion). Additional signals are provided for operation, for example, a chip select and a reset (not shown).
- memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 are shown in the illustrated example, more generally, there may be any appropriate number of memory devices connected in-series that communicate with the memory controller 220 .
- a serial interconnection arrangement can include more devices.
- the system 210 shown in FIG. 2 implements a ring architecture.
- the memory controller 220 sends commands over an output communication path including the link 221 and receives responses over an input communication path including the link 222 for those commands that requisition a response.
- the memory controller 220 issues the command strobe signal SCS 1 for enabling the first device 230 - 1 to receive the command.
- the command strobe signal is propagated through the devices.
- the memory controller 220 issues the data strobe signal SDS 1 for enabling the first device 230 - 1 after the data read operation is instructed to output the data from the selected device.
- the data strobe signal is propagated through the devices.
- Each of the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 is associated with a unique device address (DA).
- DA unique device address
- the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 have device addresses represented by binary codes of 0000, 0001, 0010, - - - , 1110, respectively, but more generally the addresses are implementation specific.
- the system 210 consumes power.
- Each of the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 consumes power to process each command regardless of whether the command is addressed to the particular device.
- Signal and data transmission through the series-connected memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 causes each of the devices to consume power due to signal flow through input and output pins or connections, such as command input connection CI, corresponding command output connection CO.
- Each of the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 transmits command input streams on the command input signal to the next adjacent memory device.
- the power consumption due to signal flow through a set of input and output pins or connections may be relatively low.
- each of the memory devices 230 - 1 , 230 - 2 , 230 - 3 , - - - , 230 - 15 has a respective set of input and output connections and therefore, the total power consumption increases with the number of memory devices.
- the number of series-connected memory device can be implementation specific and depends on the power consumption. Further explanation is provided below with reference to Table 1 that outlines example power consumption of memory devices.
- Table 1 illustrates power consumption and current for memory devices under various operating conditions.
- Increasing the frequency results in greater power consumption.
- increasing the operating frequency from 100 MHz to 133 MHz for the series-connected NAND flash devices results in the power consumption increasing from 3.2 mW to 4.3 mW while the current per output increases from 1.8 mA to 2.4 mA.
- a NAND flash device having 8 I/Os each at 5.4 mA has a total current of 43.2 mA. Therefore, the number of memory devices operating at 100 MHz in the serial interconnection arrangement with similar I/O current as the multi-drop NAND flash with 8 I/Os would be 43.2 mA/1.8 mA, which is equal to approximately 24. Also, the number of memory devices operating at 133 MHz in the serial interconnection arrangement with similar I/O current as the multi-drop NAND flash with 8 I/Os would be 43.2 mA/2.4 mA, which is equal to approximately 18. If individual memory devices in the serial interconnection arrangement can consume less power, then additional memory devices may be feasible.
- Table 1 The last two rows of Table 1 indicate power consumption of memory devices connected in-series with serial links, wherein each device has one pair of I/O. Note that power consumption for memory devices connected in-series with parallel links may differ.
- power saving can be accomplished by enabling or disabling memory devices. Devices that are not enabled consume less power. However, in the serial interconnection arrangement, all memory devices are enabled during operation so that commands can be propagated through the series-connected devices. Therefore, the approach to the multi-drop arrangement cannot be applied to the serial interconnection arrangement.
- An approach for saving power consumption in memory devices of a serial interconnection arrangement featuring devices that are connected in-series with links will be described below. Note that this example and the subsequent examples described below relate to systems having memory devices connected in-series with serial links. However, it is to be understood that embodiments of the present invention are applicable to systems having series-connected memory devices with parallel links.
- FIG. 4 shows part of the series-connected memory devices shown in FIG. 2 .
- command input signal SCIi input to a device 230 - i can be transmitted to the next device 230 -( i+ 1).
- FIG. 5 shows details of a representing i-th memory device shown in FIGS. 2 and 4 . It is to be understood that the circuitry of FIG. 5 is very specific and is provided for example purposes only.
- a memory device 230 - i includes ID match and command forwarding circuitry and control logic circuitry for its operations.
- the ID match and command forwarding circuitry performs forwarding on the input to the output and for determining whether or not to operate the control logic circuitry with reduced power consumption.
- the division between the ID match and command forwarding circuitry and the control logic circuitry are rather arbitrary.
- the device 230 - i includes four input connections: (i) a command input (CI) connection 521 for receiving a command input signal SCIi including the incoming command; (ii) a clock input connection 523 for receiving a clock signal SCK; (iii) a command strobe input (CSI) connection 525 for receiving a command strobe signal SCSi for enabling command input; and (iv) a data strobe input (DSO) connection 527 for receiving a data strobe signal SDSi. All four signals SCIi, SCK, SCSi, SDSi are buffered by respective input buffers 511 , 513 , 515 , 517 .
- a buffered version, Isci, of the command input signal SCIi is passed through a D-type flip-flop (D-FF) 531 onto a multiplexer 533 , which provides through an output buffer 549 and a command output connection 535 a command input signal SCI(i+1) to a next device (i+1).
- the buffered version, Iscsi, of the command strobe signal SCSi is fed to an internal clock generator 543 and a D-FF 537 .
- An output of the D-FF 537 is fed to a multiplexer 539 , the output of which is through an output buffer 541 to the next device as a command strobe signal SCS(i+1).
- a buffered version, Isdsi, of the data strobe signal SDSi is fed to a D-FF 545 , the output of which is fed to a multiplexer 553 .
- An output of the multiplexer 553 is through an output buffer 551 to the next device as a data strobe signal SDS(i+1).
- a buffered version, Isck, of the clock signal SCK is fed to clock inputs of the D-FFs 531 , 537 and 545 and the internal clock generator 543 .
- the buffered command input signal Isci is also fed to an ID register 561 , a command interpreter 563 , address registers 565 , and a data input register 569 .
- the internal clock generator 543 has outputs connected to the ID register 561 , the command interpreter 563 , the address registers 565 , and the data input register 569 .
- a comparator 577 has a first input from the ID register 561 and a second input from a storage element 575 holding a device ID, which represents the actual device ID (or the device address DA) of the memory device.
- the comparator 577 compares the ID number contained in the command to the ID held in the device ID holder 575 to determine whether there is a match between the two IDs. In the event that there is a match, an ID match signal Id_match having the high state is provided from the comparator 577 to the command interpreter 563 , the internal clock generator 543 , and the multiplexers 533 , 539 .
- the address registers 565 are connected to a pre-decoder 567 .
- the command interpreter 563 , the pre-decoder 567 , and the data input register 569 are connected to a controller 571 .
- the controller 571 is connected to a data output register 573 , which is connected to “1” input of the multiplexer 533 .
- a memory core array 579 for storing data is associated with the controller 571 .
- FIG. 6 shows example details of the command interpreter 563 shown in FIG. 5 .
- the command interpreter 563 includes an OP code register 581 and an OP code decoder 583 .
- the OP code register 581 receives the buffered command input signal Isci and the OP code clock signal Clk_opc.
- a command is received over the command input signal SCIi with the command strobe signal SCSi being asserted.
- the internal clock generator 543 generates an ID clock signal Clk_id for the ID register 561 .
- the command starts with an ID number, which is loaded into the ID register 561 .
- the comparator 577 compares the contents of the ID register 561 with the device ID held in the device ID holder 575 of the memory device. If there is a match, then the comparator 577 asserts the ID match signal Id_match in order to indicate an ID match. Otherwise, the comparator 577 does not assert the ID match signal Id_match.
- the ID match signal Id_match is active high.
- the ID match signal Id_match can be active low.
- the ID match signal Id_match has a role in activating the internal clock generator 543 and the OP code decoder 583 .
- the internal clock generator 543 generates an OP code clock signal Clk_opc for the OP code register 581 of the command interpreter 563 , an address clock for the address registers 565 , and a data clock for the data input register 569 if the ID match signal Id_match is high.
- the OP code, additional addresses, and data of the command are conditionally loaded into the OP code register 581 , the address registers 565 and the data input register 569 for further processing by the OP code decoder 583 , the pre-decoder 567 , the controller 571 .
- the internal clock generator 543 does not generate OP code clock signal Clk_opc, address clock signal Clk_add, and data clock signal Clk_data because there is no need for the memory device to load the OP code, additional addresses, and the data from the command.
- the ID match signal Id_match is low, internal operations are halted (by not generating the clocks) so that unnecessary power consumption can be avoided.
- the OP code decoder 583 does not operate and the controller 571 does not activate a memory bank operation.
- Bank control and other logic blocks placed after the OP code decoder 583 are controlled by results of the OP code decoder 583 . This can result in power savings. Holding a high or low state in CMOS logic results in low power consumption, as leak current is very low.
- the multiplexer 533 conditionally passes the command input signal SCIi as the command input signal SCI(i+1) based on whether the ID match signal Id_match is high. Although this relates to the truncation, its operation is briefly described here because it is provided in combination with the clock generation. If the ID match signal Id_match is low, then the output of the multiplexer 533 passes the command input signal SCIi, so that subsequent memory devices (e.g., the memory device (i+1)) can receive the command. However, if there is a match, then the command input signal SCI(i+1) is provided by the output of the data output register 573 , which contains static data so long as no data is being read out from the data output register 573 .
- command input signal SCIi(i+1) having no transitions unlike the command input signal SCIi. This results in power savings for subsequent memory devices.
- any data path selector can be implemented. More generally, the command input signal SCI(i+1) can be connected to something that produces no transitions than forwarding the command input. For example, the output may be connected to ground. Further details of the truncation are provided later as truncation embodiment.
- the internal clock generator 543 shown in FIG. 5 contains appropriate circuitry for implementing the functionality described above. Example circuitry will be later described with reference to FIG. 7 .
- the OP code register 581 contains an OP code from a received command when the OP code clock has been enabled for the particular device, i.e., when the command contained an ID that matched that of the particular device.
- the contents of the OP code register 581 are provided to the OP code decoder 583 as ip_opc ⁇ n ⁇ 1:0>. If the ID match signal Id_match is high, then the OP code decoder 583 decodes the OP code ip_opc ⁇ n ⁇ 1:0>.
- the OP code decoder 583 outputs a decoded OP code Idop, which is a decoded version of the OP code ip_opc ⁇ n ⁇ 1:0> from the OP code register 581 . However, if the ID match signal Id_match is low, then the OP code decoder 583 does not decode the OP code ip_opc ⁇ n ⁇ 1:0>.
- the decoded OP code Idop is implementation specific and may for example include any one or more appropriate signals for execution of the OP code.
- FIG. 7 shows the internal clock generator 543 shown in FIG. 5 .
- the internal clock generator 543 includes an ID clock generator 611 , an OP code clock generator 613 , an address clock generator 615 and a data clock generator 617 . Details of the ID clock generator 611 and the OP code clock generator 613 are provided below with reference to FIG. 8A , while details of the address clock generator 615 and the data clock generator 617 are provided below with reference to FIG. 8B .
- Each of the clock generators 611 , 613 , 615 , 617 is connected to receive the buffered clock signal Isck and the buffered command strobe signal Iscsi.
- the ID clock generator 611 starts when the buffered command strobe signal Iscsi is enabled, and generates the ID clock signal Clk_id with enough transitions to process the ID number of the incoming command.
- the internal clock generator 543 receives the ID match signal Id_match, which determines whether to generate the OP code clock signal Clk_opc, address clock signal Clk_add, data clock signal Clk_data used for processing the command.
- the address clock generator 615 and the data clock generator 617 are connected to receive the decoded OP code signal Idop containing OPM 1 , OPM 2 , OPM 3 , which indicate whether there is address and data in the command.
- FIG. 8A shows the ID clock generator 611 and the OP code clock generator 613 shown in FIG. 7 .
- the ID clock generator 611 includes a counter 651 having a clock input IN for receiving the buffered clock signal Isck and an enable input EN for receiving the buffered command strobe signal Iscsi and the count output signal from its output OUT is fed to a count determiner 653 .
- An output signal 655 of the count determiner 653 is fed to an AND gate 657 .
- the count starts, the signal 655 goes high.
- the count reaches a pre-determined count number (e.g., 8 corresponding to the bit number of the ID), the signal 655 goes low.
- the clock pulses of the clock signal Isck pass the AND gate 657 , so that the ID clock signal Clk_id is provided.
- the OP code clock generator 613 includes a counter 661 , a count determiner 663 and an AND gate 667 .
- An input IN of the counter 661 receives the clock signal Isck
- an enable input EN 1 receives the ID match signal Id_match
- another enable input EN 2 receives the buffered command strobe signal Iscsi.
- the counter 661 When the counter 661 is enabled by Id_match and the command strobe signal Isci, it counts the clocks of Isck.
- a determination signal 665 goes high and the count reaches a pre-determined count number (e.g., 8 corresponding to the bit number of the OP code), the signal 665 goes low.
- the clock pulses of the clock signal Isck pass the AND gate 667 , so that the OP code clock signal Clk_opc is provided.
- FIG. 8B shows the address clock generator 615 and the data clock generator 617 shown in FIG. 7 .
- the address clock generator 615 and the data clock generator 617 operate only if the ID match signal Id_match is asserted.
- the address clock generator 615 includes a counter 671 , a count determiner 673 , a limit value circuit 675 and an AND gate 677 .
- the limit value circuit 675 includes a temporary registration decoder 676 and a register 678 .
- the counter 671 is activated by the ID match signal Id_match and the buffered command strobe signal Iscsi and thereafter, counts pulses of the buffered clock signal Isck continuously that is fed to its count input IN.
- the three bit operation mode signals OPM 1 , OPM 2 and OPM 3 contained in the decoded OP code signal Idop are fed to the temporary registration decoder 676 of the limit value circuit 675 .
- the temporary registration decoder 676 decodes OPM 1 , OPM 2 and OPM 3 and its decoded value V 13 is registered in the register 678 .
- the count determiner 673 determines whether the count by the counter 671 reaches the limit value V 13 defined by OPM 1 , OPM 2 and OPM 3 held in the register 678 .
- the count determiner 673 provides a count determination output signal 675 to the AND gate 677 that receives the buffered clock signal Isck.
- the count determination output signal 675 becomes “high” when the counter 671 starts counting and “low” when the count reaches the limit value V 13 .
- the AND gate 677 outputs V 13 clocks that are to be contained in the address clock signal Clk_add.
- V 13 defined by OPM 1 , OMP 2 and OPM 3 represents the total number of bits of the column and row addresses.
- the address clock generator 615 allows for the generation of an address clock with varying numbers of pulses, the number of pulses being determined based on the OPM 1 , OPM 2 , OPM 3 . Of course, if the number of pulses is fixed, then a circuit similar to that used for OP code clock generation can be employed. Other mechanisms for determining the length of the address clock can be employed.
- the data clock generator 617 includes a counter 681 , a count determiner 683 , a limit value circuit 685 and an AND gate 687 .
- the limit value circuit 685 includes a data registration decoder 686 and a register 688 .
- the decoding function of the data registration decoder 686 is different from that of the temporary registration decoder 676 .
- the counter 681 is activated by the ID match signal Id_match and the buffered command strobe signal Iscsi and thereafter, counts pulses of the buffered clock signal Isck continuously, the Isck being input to an input IN.
- the three bit operation mode signals OPM 1 , OPM 2 and OPM 3 of the decoded OP code signal Idop are decoded by the data registration decoder 686 and its decoded value VI 4 is registered in the register 688 .
- the count determiner 683 determines whether the count by the counter 681 reaches the limit value VI 4 defined by OPM 1 , OPM 2 and OPM 3 held in the register 688 .
- the count determiner 683 provides a count determination output signal 685 to the AND gate 687 .
- the count determination output signal 685 becomes “high” when the counter 681 starts counting and “low” when the count reaches the limit value VI 4 .
- the AND gate 687 outputs VI 4 clocks that are to be contained in the data clock signal Clk_data.
- VI 4 defined by OPM 1 , OPM 2 and OPM 3 represents the total number of bits of the data. Therefore, the data length is determined based on OPM 1 , OPM 2 and OPM 3 .
- the length of the data clock is determined based on how long the command strobe signal SCSi is asserted by the memory controller.
- generation of the data clock signal Clk_data is stopped by a transition of the OP code strobe signal SCSi from high to low, and not by the count determination circuit 683 determining when the counter 681 has reached VI 4 as defined by OPM 1 , OPM 2 and OPM 3 . Accordingly, such implementations may not have the counter 681 , the count determination circuit 683 , or the limit value circuit 685 . Rather, such implementations would be provided with any appropriate circuitry so that generation of the data clock signal Clk_data starts and finishes upon a transition of the command strobe signal SCSi from high to low.
- FIG. 9A shows a signaling diagram of example signals that are generated by the circuitry shown in FIG. 6 where it is assumed a command has been received that contains an ID that matches that of the particular device.
- the signaling diagram includes the command strobe signal SCSi, the ID match signal Id_match, the OP code ip_opc ⁇ n ⁇ 1:0>, and the decoded OP code Idop.
- the ID match signal Id_match is asserted. This causes the OP code ip_opc ⁇ n ⁇ 1:0> to be decoded so as to generate the decoded OP code Idop.
- FIG. 9B is another signaling diagram of example signals that are generated by the circuitry shown in FIG. 6 where it is assumed a command has been received that contains an ID that does not match that of the particular device.
- the signaling diagram includes the buffered OP code strobe input signal Iscsi, the ID match signal Id_match, the OP code ip_opc ⁇ n ⁇ 1:0>, and the decoded OP code Idop.
- the ID match signal Id_match is not asserted.
- the input OP code is an unknown value because the OP code of the command was not loaded into the OP code register 581 . With reference to FIG. 5 , this is due to the OP code clock signal Clk_opc not being generated by the internal clock generator 543 .
- the decoded OP code is low because the OP code decoder 583 does not decode the input OP code.
- the ID match signal Id_match is used to initiate OP code decoding.
- the ID match signal Id_match is not always high. Rather, the ID match signal Id_match is high only at the target memory device in the series-connected devices. Invalid glitch logic generation from decoding logic is avoided since the OP code decoder 583 takes the ID match signal Id_match.
- the ID match signal Id_match can control the result of the OP code decoder 583 . Using this logic, when the ID match signal Id_match is low, current generation after the OP code decoder 583 can be reduced and therefore reduced power consumption can be realized.
- FIG. 10A is a signaling diagram for example signals wherein the device ID matches the ID contained in an incoming command of the command input signal SCIi in the circuitry shown in FIG. 5 .
- the signaling diagram includes the clock signal SCK, the command strobe signal SCSi, the buffered internal clock signal Isck, the ID match signal Id_match, the ID clock signal Clk_id, the OP code clock signal Clk_opc, the address clock signal Clk_add, and the data clock signal Clk_data.
- the ID clock signal Clk_id is active for the first 8 clock cycles in order to load 8 bits of the ID number of the command. In this example, it is assumed that the ID number matches the device address. Therefore, the ID match signal Id_match is asserted. This causes the OP code clock signal Clk_opc, the address clock signal Clk_add, and the data clock signal Clk_data to be subsequently generated in turn in order to load and process the OP code, additional addresses, and data of the command.
- FIG. 10B is a signaling diagram for example signals wherein the device ID does not match the ID contained in the incoming command signal SCIi in the circuitry shown in FIG. 5 .
- the signals correspond to and are identically labeled as those of FIG. 9A .
- the ID clock signal Clk_id is active for the first 8 clock cycles in order to load 8 bits of the ID number of the command. In this example, it is assumed that the ID number does not match the device address. Therefore, the ID match signal Id_match remains low. This causes clock generation to be stopped for the OP code clock signal Clk_opc, the address clock signal Clk_add, and the data clock signal Clk_data. In the illustrated example, this occurs at around the tenth clock cycle.
- FIG. 11 shows a system having a serial interconnection arrangement including a plurality of devices.
- the system of FIG. 11 corresponds to the system shown in FIG. 2 and thus, devices shown in FIG. 11 has similar structure to that of the devices of FIG. 2 .
- control signals such as the command and data strobe signals are not shown in FIG. 11 , for the purpose of simplicity.
- a system 710 includes a plurality of memory devices that are connected in-series.
- the system 710 includes a memory controller 720 together with a plurality of memory devices 730 - 1 , 730 - 2 , 730 - 3 , - - - , 730 - 15 that are interconnected via serial links.
- the serial links form a common operation path 741 .
- Each of the memory devices 730 - 1 , 730 - 2 , 730 - 3 , - - - , 730 - 15 has ID match and command forwarding circuitry 734 - 1 , 734 - 2 , 734 - 3 , - - - , 734 - 15 , respectively, and control logic circuitry 732 - 1 , 732 - 2 , 732 - 3 , - - - , 732 - 15 , respectively.
- the ID match and command forwarding circuitry is responsible for taking the input command, and forwarding it on to the next device.
- the ID match and command forwarding circuitry in each memory device is shown to constitute a D-FF.
- ID match and command forwarding circuitry and control logic circuitry is similar to that of FIG. 8 .
- 15 memory devices 730 - 1 , 730 - 2 , 730 - 3 , - - - , 730 - 15 are shown. However, more generally, there may be any appropriate number of memory devices.
- the memory controller 720 sends commands over the common operation path 741 .
- the respective control logic circuitry 732 - 1 , 732 - 2 , 732 - 3 , - - - , 732 - 15 operates with normal power consumption for commands that are addressed to the memory device, and is operated with reduced power consumption for commands that are not addressed to the memory device.
- the memory controller 720 sends a command addressed to the third memory device 730 - 3 that is a target or designated device.
- the command includes an ID number (a binary code of “0010”) as described in FIG. 3 , so as to uniquely identify the designated memory device 730 - 3 .
- the first memory device 730 - 1 receives the command contained in the command input signal SCI 1 and determines whether it is addressed to another memory device and therefore its control logic circuitry 732 - 1 is operated with reduced power consumption.
- the first memory device 730 - 1 forwards the command to the second memory device 730 - 2 , the control logic circuitry 732 - 2 of which similarly operates with reduced power consumption because the command is addressed to another memory device.
- the second memory device 730 - 2 forwards the command to the third memory device 730 - 3 , the control logic circuitry 732 - 3 of which operates with normal power consumption for processing the command because the command is addressed to the third memory device 730 - 3 .
- the control logic circuitry (e.g., the control logic circuitry 732 - 15 ) operates with reduced power consumption, because no command is received that is addressed to the memory device 730 - 15 .
- the memory devices other than the designated memory device 730 - 3 reduce their power consumption in a first area as indicated at 743 .
- the first area 743 includes the control logic circuitry 732 - 1 , 732 - 2 , - - - , 732 - 15 of the memory devices 730 - 1 , 730 - 2 , - - - , 730 - 15 .
- Power consumption is reduced in the first area 743 because there is no need for the other memory devices to employ their control logic circuitry to process the command. Only the designated memory device 730 - 3 processes the command.
- power consumption is reduced in each control logic circuitry 732 - 1 , 732 - 2 , - - - , 732 - 15 by holding off from generating one or more clock signals used for command processing. Further details of how power consumption can be reduced by holding off from generating one or more clock signals is provided later.
- Power consumption can be reduced in a second area because 745 there is no need for the subsequent memory device to receive the command transmitted over the common operation path 741 .
- the command contains an OP code that requisitions an output by the third memory device 730 - 3 (for example a core memory output, or a status register output)
- the third memory device 730 - 3 provides the output to the subsequent memory devices.
- the output from the device may be enabled by a data strobe signal from the memory controller 720 . This would result in logic transitions in the second area 745 thereby causing power consumption.
- There is still a reduction in power consumption in the second area 745 because the command per se is not forwarded. Further details of how power consumption can be reduced by truncating commands are provided below.
- Power consumption is reduced by designing an appropriate set of OP codes for use in commands in order to achieve fewer logic transitions. Further details of how this may be accomplished are provided below.
- power consumption can be reduced in devices subsequent to a memory device to which a command is addressed. This is achieved by the memory device to which the command is addressed not forwarding at least part of the command on to the next memory device in the set of memory devices interconnected.
- the ID match and command forwarding circuitry 734 - 1 , 734 - 2 , 734 - 3 , - - - , 734 - 15 forwards the command only if the command is not addressed to the memory device.
- the ID match and command forwarding circuitry 734 - 1 , 734 - 2 of the first two memory devices 730 - 1 , 730 - 2 forward the command because the command is addressed to another memory device.
- the ID match and command forwarding circuitry 734 - 3 of the third memory device 730 - 3 does not forward the command to the subsequent memory device. Rather, the ID match and command forwarding circuitry 734 - 3 of the third memory device 730 - 3 provides a substantially static output for the subsequent memory device. Due to the latency within a device determining a given command is addressed to itself, part of the command may be forwarded to the subsequent device. The remainder is truncated upon the device determining the command is addressed to itself.
- the ID match and command forwarding circuitry 734 - 3 of the third memory device 730 - 3 truncates the command so that subsequent memory devices receive a substantially static signal with no transitions.
- the substantially static signal results in no transitions in a second area indicated at 745 , which results in reduced power consumption.
- FIG. 12 shows a system according to another embodiment of the present invention.
- a system arrangement shown in FIG. 12 is similar to that of FIG. 11 .
- a system 810 has a memory controller 820 and a plurality of devices. In the particular example, four devices are connected in-series. Another arrangement including different number of devices is applicable.
- the system 810 has memory devices 830 - 1 , 830 - 2 , 830 - 3 , 830 - 4 that are connected in-series.
- the devices have respective link forwarding logic circuitry that is comprised of a respective D-FF for the command input, and a respective D-FF for a command strobe signal.
- a common connection for the clock SCK is also shown.
- the command output from the memory controller 820 follows a path including links 841 , 843 , 845 , 847 , 849 and a command strobe signal from the memory controller 820 follows a path including links 851 , 853 , 855 , 857 , 859 .
- the command output from the memory controller 820 will be passed along all the links 841 , 843 , 845 , 847 , and the command strobe signal will be passed along all the links 851 , 853 , 855 , 857 , 859 .
- the command input will not be passed along the links that follow the device to which a given command is addressed.
- the read data is passed through the links 845 , 847 , 849 with the data strobe signal so that the memory controller knows the start point of valid read data, when read operation is instructed, the data strobe signal is not truncated even though the strobe signal arrives at the designated device.
- FIG. 12 shows the serial interconnection arrangement of series-connected devices implementing truncation.
- a command is addressed to the second memory device 830 - 2 .
- the memory controller 820 outputs a command from its command output, and this is forwarded along links 841 , 843 to device 830 - 2 .
- the second memory device 830 - 2 upon determining there is a match in the ID number, operates to truncate the command input by not forwarding it along to the following device 830 - 3 along path 845 .
- the result is that subsequent devices 830 - 3 , 830 - 4 consume less power.
- the devices generally indicated at 873 can operate with reduced power consumption.
- the link forwarding logic of the following devices does not need to process the command.
- FIG. 13 is a signaling diagram of example signals generated by the system shown in FIG. 12 .
- the signaling diagram includes the clock signal SCK, the command strobe signal SCS 1 and the command input signal SCI 1 to the first memory device 830 - 1 , the command strobe signal SCS 2 and the command input signal SCI 2 to the second memory device 830 - 2 , and the command strobe signal SCS 3 and the command input signal SCI 3 to the third memory device 830 - 3 .
- the command input signals SCI 1 , SCI 2 to the first and second memory devices 830 - 1 , 830 - 2 include all bits of the command, which in this example includes 8 bits for the ID number, 8 bits for the OP code, and 8 bits for the data.
- the command input signal SCI 3 to the third memory device 830 - 3 has been truncated by the second memory device 830 - 2 after the 8 bits of the ID number. This is because the second memory device 830 - 2 has determined that it is the target device and therefore subsequent devices 830 - 3 , 830 - 4 do not require the command.
- FIG. 14 shows example circuitry of a memory device for implementing a command truncation feature.
- circuitry 930 receives a command input signal SCIi, a clock signal SCK, a command strobe signal SCSi, and a data strobe signal SDSi. All signals are buffered by respective input buffers 921 , 923 , 925 , 927 .
- the command input SCIi and the clock signal SCK are fed to a D-FF 931 , which in turn is connected to a multiplexer 933 .
- the multiplexer 933 provides a command input signal SCI(i+1) to the next device (i+1) through an output buffer 929 .
- the command strobe signal SCSi is provided to a peripheral logic block 960 .
- the data strobe signal SDSi is fed to an output latch generator 941 , which in turn is connected to an output clock generator 943 and a register 945 .
- a core control block and memory core 950 is connected to the register 945 .
- the register 945 has an output to the multiplexer 933 .
- the circuitry 930 functions to, on the one hand, forward on the command input signal SCIi as SCI(i+1) to the next (i+1)-th device when a command is not addressed to the i-th device.
- the circuitry 930 functions, on the other hand, to connect the output to the output register 945 , both upon receipt of a command that is addressed to that device so as to prevent the command from being forwarded to the next device, and to allow outputs from that device to be produced as the command input signal SCI(i+1) for the next (i+1)-th device.
- the command input signal SCIi is fed through the D-FF 931 to the multiplexer 933 .
- the multiplexer 933 determines whether the command input signal SCI(i+1) is to be provided from the i-th command input signal SCIi or from the output of the register 945 .
- the multiplexer 933 selects between the command input signal SCIi and the output of the register 945 based on whether the ID match signal Id_match is high, which is high when the memory device has been selected and low when the i-th memory device is unselected.
- the ID match signal Id_match is determined by the peripheral logic block 960 that corresponds to those of the circuitry of FIG. 5 .
- the ID match signal Id_match goes to high and the multiplexer 933 is switched to select the output dout of the register 945 , so that the dout is provided as SCI(i+1). If the ID match signal Id_match is low, then the command input signal SCIi is provided as the SCI(i+1).
- the command input signal SCIi is forwarded on as the command input signal SCI(i+1) for a brief period of time that is determined by the internal logic combination, (in this case, a time period equal to a number of cycles necessary to clock in the device ID) and after that the input is truncated, and a fixed output value from the register 945 is transmitted as the (i+1)-th command input signal SCI(i+1).
- the command input signal SCI(i+1) derived from dout is static because no output of register 945 is produced (i.e., clocked out) until the output clock is generated by output clock generator 943 , and this is not done until the register 945 is asserted to output.
- the switching operation of the multiplexer 933 allows subsequent (downstream) devices to receive the static level in the event that the i-th memory device has been selected. Therefore, subsequent devices take the static value and no transitions occur at their input and output buffers.
- read data is clocked out of the register 945 and provided to the (i+1) command input signal SCI(i+1) while the data strobe signal SDSi is asserted.
- FIG. 15 shows a signaling diagram of example signals that are generated by the circuitry 930 shown in FIG. 14 .
- the signaling diagram includes the clock signal SCK, the data strobe signal SDSi, the output enable signal out_en, the shift clock signal shft_clk, the latch_signal latch_signal, and the data out dout. Operation starts when the data strobe signal SDSi is asserted after the read command is issued.
- the output latch generator 941 generates the latch_signal latch_signal to instruct the register 945 to latch the contents read from the memory core of the core control block and memory core 950 .
- the output latch generator 941 also generates the output enable signal out_en to enable the output clock generator 943 .
- the output clock generator 943 generates the shift clock signal shft_clock when the output enable signal out_en is high.
- the shift clock signal shft_clk is used to clock data out of the register 945 . Accordingly, the data output dout from the register 945 is provided to the multiplexer 933 .
- truncation of data is performed between the command input signal SCIi and the command input signal SCI(i+1).
- Truncation of the command strobe can also be performed, but it does not affect the total power saving because the command strobe has two transitions when compared to data so that early truncation of the command input signal SCIi has same power consumption as no truncation case of the command input signal SCIi.
- a static value can be taken from the register 945 for truncating the command strobe.
- a static value is taken from the register 945 .
- the contents from the register 945 are clocked out and sent as the next command input. Therefore, taking the static value from the register 945 during a write operation makes use of an existing data path.
- a static value can be taken from any source that can provide the static value.
- the static value may, for example, be taken directly from a supply ground. Other implementations are possible.
- FIG. 16 shows an example correlation between a selected device number and power consumption with the truncation feature.
- the graph plots average I/O power consumption Pav (normalized value) verses the selected device number Nvd. An approximately linear relationship can be seen. This means that power consumption is greater when the selected device number is greater. With reference to FIG. 12 , this is due to the area 873 being smaller, which results in power consumption savings being smaller. This power consumption depends on which device is selected with the ID number. If the last memory device in the serial interconnection arrangement is selected, then power saving for I/O part cannot be expected with the truncation embodiment. However, in other cases where a memory device that is not the last memory device is selected, power saving for I/O part is accomplished.
- Power consumption in a specified period of time is affected by the number of transitions of logic value in the specified period. Therefore, if one can assign OP codes resulting in fewer transitions of logic, then power savings can be attained. Although the total power saving from this technique may be minor when compared to other methodologies such as those described above, this technique should nonetheless be considered for reducing input/output power consumption when data flows through unselected memory devices before reaching the target memory device.
- Designing OP codes may not significantly affect the total power saving in the case of transitions due to OP codes being much smaller in number than transitions due to the data.
- the data can include random bit combinations.
- the OP code consideration to reduce power may be helpful for OP code based operations like multiple register access.
- Table 2 shows example OP codes and corresponding numbers of bit transitions.
- Table 2 includes 16 possible OP codes from 00h up to 0Fh. Other OP codes are possible. A bit transition is counted when two adjacent bits have different values. For example, OP code 05h (0000 0101) has four transitions: 0 ⁇ 1, 1 ⁇ 0, 0 ⁇ 1, and 1 ⁇ 0. Note that the number of bit transitions counted does not include possible bit transitions that may occur with adjacent bits that are not shown. For example, with reference to FIG. 3 , the OP code is preceded by an ID number, and may be followed by data or an address. Bit transitions between the least significant bit of the ID number and the most significant but of the OP code are not considered.
- bit transitions between the most significant bit of the OP code and the least significant but of the address or data is not considered. However, if such bit transitions were considered, then values indicated in the table would be different. For instance, the first OP code 00h may have up to two bit transitions depending on whether the least significant bit of the ID number and most significant bit of the following data/address are ‘1’. It is assumed that such preceding/following transitions are random.
- some of the OP codes have four bit transitions, while others have only two bit transitions.
- the first OP code 00h has zero transitions.
- the OP codes that involve fewer transitions are preferred because power savings can be realized with fewer bit transitions. Therefore an OP code set can be designed to include OP codes having fewer transitions.
- An example OP code set may for example consist of 00h, 01h, 02h, 03h, 04h, 06h, 07h, 08h, 0Ch, 0Eh, and 0Fh. Other OP code sets are possible.
- OP codes can be assigned on the basis of the statistical likelihood of their occurring. The most frequently used operations can be associated with OP codes having fewer transitions, while the least frequently used operations can be associated with OP codes having more transitions.
- the device elements and circuits are connected to each other as shown in the Figures, for the sake of simplicity.
- elements, circuits, etc. may be connected directly to each other.
- elements, circuits etc. may be connected indirectly to each other through other elements, circuits, etc., necessary for operation of the devices or apparatus.
- the elements and circuits are directly or indirectly coupled with or connected to each other.
Abstract
Description
- This application claims the benefit of priority from U.S. Provisional Patent Application No. 60/902,003 filed Feb. 16, 2007; U.S. Provisional Patent Application No. 60/891,108 filed Feb. 22, 2007; and U.S. Provisional Patent Application No. 60/943,442 filed Jun. 12, 2007, the he disclosures of which are expressly incorporated herein by reference in their entirety.
- The present invention relates generally to semiconductor devices. More particularly, the present invention relates to a system having an arrangement having a plurality of semiconductor devices.
- Power consumption control is important in memory and system design, and there are potential benefits in reducing power consumption. For instance, a memory system that is battery-powered benefits from a longer battery life if power consumption by the memory system is reduced. There also are benefits in reducing power consumption for a memory system that is not battery-powered. For instance, reducing power consumption in a main logic system reduces electric currents and voltages thereby reducing heat generation during active operation.
- Most memory systems utilize a multi-drop connection between the memory controller and multiple memory devices to increase the memory density on the system board and at the package level. However, this approach does not guarantee good signal integrity and enough timing margin in high speed applications, for example, over 100 MHz frequency. Therefore, there is a need for an alternative memory system architecture that achieves acceptable signal integrity for high speed applications. Such an alternative has been found in architectures that feature multiple devices that are serially interconnected. In such an architecture, a memory controller is connected to a first memory device with a link, and that memory device is connected to a next memory device with another link and so on. The use of links between devices overcomes some of the problems with signal integrity for high speed applications. However, unlike a multi-drop architecture, where specific devices can be activated while remaining devices are passive, all of the devices in a serially interconnected architecture are active because they must be available to pass signals on to the next device in the serial interconnection.
- In accordance with one aspect of the present invention, there is provided a semiconductor device for use in a serial interconnection arrangement of semiconductor devices. The semiconductor device comprises: command circuitry for receiving commands and forwarding at least some of the commands; and core circuitry configured to operate with normal power consumption for those commands that are addressed to the semiconductor device, and operate with reduced power consumption for those commands that are not addressed to the semiconductor device.
- For example, each command comprises an ID number. The semiconductor device may further comprise a determiner for determining for each command if the command is addressed to the semiconductor device based on the ID number of the command and the device address of the semiconductor device. The core circuitry may comprise an internal clock producer for producing at least one clock for processing commands. The internal clock producer may be enabled upon determining that the ID number of the command matches the device address of the semiconductor device, the core circuitry thereby operating with the normal power consumption. The internal clock producer may be disabled upon determining that the ID number of the command does not match the device address of the semiconductor device, the core circuitry thereby operating with the reduced power consumption.
- The command may further include an OP code. The internal clock producer may include an OP code clock producer for producing an OP code clock if the ID number of the command matches the device address of the semiconductor device. The OP code clock facilitates processing of an OP code of the command.
- The core circuitry may provide a read output that is a substantially static output comprising an output from the memory that is generated while a read operation is not in progress.
- According to another broad aspect of the invention, there is provided a method in a semiconductor device of a serial interconnection arrangement of semiconductor devices. The method comprises: receiving commands and forwarding at least some of the commands at the semiconductor device; operating the semiconductor device with normal power consumption for those commands that are addressed to the semiconductor device; and operating the semiconductor device with reduced power consumption for those commands that are not addressed to that semiconductor device.
- According to another broad aspect of the invention, there is provided a system comprising: a controller; and a plurality of semiconductor devices connected in-series, one of the semiconductor devices being connected to the controller. Each of the semiconductor devices includes: command circuitry for receiving commands and forwarding at least some of the commands; and core circuitry configured to operate with normal power consumption for those commands that are addressed to the semiconductor device, and operates with reduced power consumption for those commands that are not addressed to the semiconductor device.
- According to an embodiment of the present invention, there is provided a system having a memory controller and a plurality of memory devices connected in-series that communicate with the memory controller. A memory device designated by an ID number performs operations at a normal power consumption level. The other devices that are not designated perform signal forwarding operations at a reduced power consumption level. The designated memory device enables its internal clock generator to generate all clocks necessary for operations. However, in the non-designated memory devices, their internal clock generators generate clocks to perform partial operations for forwarding commands to next memory devices. Such partial operations are performed at the reduced power consumption level.
- A memory device according to another embodiment of the present invention does not forward the input command to the next memory device when there is an ID match. Therefore, the memory devices that do not receive the command will not perform operations at the normal power consumption level, with the result that the power consumption by the system will be reduced.
- A memory device according to another embodiment of the present invention transmits the command replacing the content thereof with a static output. Therefore, the memory devices that receive such commands with replacements perform operations at the reduced power consumption level, with the result that the power consumption by the system will be reduced.
- Examples of the semiconductor devices are processors and memory devices that may operate with different power consumption levels. The memory devices may be volatile memory devices (e.g., random accesses memories) or non-volatile memory devices (e.g., flash devices).
- Other aspects and features of the present invention will become apparent, to those ordinarily skilled in the art, upon review of the following description of specific embodiments of the present invention.
- Embodiments will now be described with reference to the attached drawings in which:
-
FIG. 1 is a block diagram of a serial interconnection arrangement of a plurality of memory devices, to which embodiments of the present invention are applicable; -
FIG. 2 is a block diagram of a system having series-connected memory devices, to which embodiments of the present invention are applicable; -
FIG. 3 is a schematic of example command formats for the system as shown inFIG. 2 ; -
FIG. 4 is a block diagram showing part of the series-connected memory devices shown inFIG. 2 ; -
FIG. 5 is a block diagram showing details of one of the memory devices shown inFIG. 2 ; -
FIG. 6 is a schematic showing a command interpreter shown inFIG. 5 ; -
FIG. 7 is a block diagram showing an internal clock generator shown inFIG. 5 ; -
FIGS. 8A , 8B are block diagrams showing details of the internal clock generator shown inFIG. 7 ; -
FIGS. 9A , 9B are signaling diagrams for example signals in the circuitry shown inFIG. 6 ; -
FIGS. 10A , 10B are signaling diagrams of example signals in the circuitry shown inFIG. 5 ; -
FIG. 11 is a block diagram of a system having memory devices that are connected in-series; -
FIG. 12 is a block diagram of the system in which details of the common operation path are provided; -
FIG. 13 is a signaling diagram of example signals in the system shown inFIG. 12 ; -
FIG. 14 is a schematic of example circuitry of a memory device for implementing a command truncation feature; -
FIG. 15 is a signaling diagram of example signals in the circuitry shown inFIG. 14 ; and -
FIG. 16 is a graph illustrating an example correlation between a selected device number and power consumption with the truncation feature. - In the following detailed description of sample embodiments of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific sample embodiments in which the present invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the present invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical, electrical, and other changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
- The present invention relates generally to a system having an arrangement including a plurality of semiconductor devices. The devices may operate with different power consumption levels. Examples of the semiconductor devices are processors and memory devices that may operate with different power consumption levels. The memory devices may be volatile memory devices (e.g., random accesses memories) or non-volatile memory devices (e.g., flash devices).
- Examples of detailed system architectures that employ multiple devices connected in-series are provided in commonly assigned and co-pending U.S. patent application Ser. No. 11/594,564 entitled “Daisy Chain Cascading Devices” filed Jul. 31, 2006, the disclosure of which is hereby incorporated by reference in its entirety. Other example details of series-connected memory devices are provided in United States Provisional Patent Application No. 60/868,773 entitled “System and Method of Operating Memory Devices of Varying Type” filed Dec. 6, 2006, the disclosure of which is hereby incorporated by reference in its entirety.
- Examples described herein can find application in serial interconnections having a plurality of devices connected in-series. More generally, the embodiments described herein can find application in system architectures employing serial interconnection configurations having a plurality of semiconductor devices connected in-series by serial links or parallel links. Serial interconnection arrangements form a subset of architectures in which devices are connected together in-series with serial or parallel links. An overview of the system architecture having series-connected memory devices is provided below with reference to
FIG. 1 . -
FIG. 1 shows a serial interconnection arrangement of a plurality of memory devices that are connected in-series. Referring toFIG. 1 , anarrangement 110 includes N memory devices 130-1, 130-2, 130-3, - - - , 130-N that are connected in-series, N being an integer greater than one. A memory controller (not shown) sends a group of signals of data and information to the memory devices of thearrangement 110. Data or information to be processed is sent to the first device 130-1 and propagated through the devices of the series-connected devices. In one implementation, the output of the last device 130-N is open. In another implementation, the output of the last (N-th) device 130-N is connected to the memory controller, so that the memory controller can use the feedback data from the last device 130-N. - Each of the memory devices 130-1, 130-2, 130-3, - - - , 130-N of the
arrangement 110 is associated with a unique device address (DA) or device identification number (ID) that is assigned thereto. In the illustrated example, the device addresses of the device 130-1, 130-2, 130-3, - - - , 130-N are “0”, “1”, “2”, - - - , “N−1”, respectively. In a case of N being 15, the device addresses (DAs) are represented by, for example, a binary code or number of four bits: “0000”, “0001”, “0010”, - - - , “1110”, respectively. Each device has its MSB (most significant bit) first and has its LSB (least significant bit) last. In another implementation, the DA can be changed to the LSB first and the MSB last. Also, the DAs can be successive numbers from another value (e.g., “1”). Furthermore, the DAs can be decremented numbers from a maximum value. - The memory controller issues control and data information including a specific device address (for a target or designated device) and an operation command. Such information is sent to the first device 130-1 and it is propagated through the devices. During the propagation, an input Dn of each device receives incoming information and outgoing information is transmitted from its output Qn to a next device. A specific memory device identified as a target or designated device by the specific device address executes the operation command, in accordance with device address matching. Examples of the operation command are memory accesses and data processes.
-
FIG. 2 shows a system having a serial interconnection arrangement of a plurality of memory devices connected in-series, to which embodiments of the present invention are applicable. In the illustrated example, 15 devices are connected in-series. Referring toFIG. 2 , asystem 210 having memory devices 230-1, 230-2, 230-3, - - - , 230-15 connected in-series. Thesystem 210 has amemory controller 220 connected to a first memory device 230-1 via a link 221. Each pair of adjacent memory devices is interconnected via a link. In the particular example shown inFIG. 2 , the last memory device 230-15 is connected to thememory controller 220 via alink 222 thereby creating a specific type of series architecture, namely a ring architecture. Alternatively, if the last memory device 230-15 is not connected to thememory controller 220, the series-connection architecture would be a linear architecture. In a linear architecture, the last memory device 230-15 may be connected to some other component instead of thememory controller 220. Ring architectures and linear architectures are both examples of architectures featuring devices connected together in-series. The links interconnecting the memory devices 230-1, 230-2, 230-3, - - - , 230-15 are used to transmit commands over a path that traverses the memory devices 230-1, 230-2, 230-3, - - - , 230-15. - Each command issued by the
memory controller 220 includes an ID number and a command OP code (hereinafter simply ‘OP code’), and may also include address information and/or data. The ID number included in each command matches the device address of a specifically selected (i.e., a target or designated) memory device. A command is contained in a command input (CI) signal sent to the memory devices by thememory controller 220. Whenever a memory device receives a command contained in a command input signal, it determines whether the ID number of the command matches the device address associated with the device. If there is a match, then the memory device executes the operation (OP) code identified by the OP code field of the command. Otherwise, the memory device does not execute the OP code identified by the OP code field of the command and merely forwards the command on to the next memory device. -
FIG. 3 shows example command formats for the memory devices connected in-series as shown inFIG. 2 . Referring toFIG. 3 , a first command format 312-1 includes an ID number and an OP code. The ID number is used to uniquely identify a selected memory device, while the OP code field contains the OP code to be executed by the selected or designated device. Commands with the first command format 312-1 may, for example, be used for commands containing OP codes for reading a register value. A second command format 312-2 includes an ID number, an OP code and data. Commands with the second command format 312-2 may, for example, be used for commands containing OP codes for writing data to a register. A third command format 312-3 includes an ID number, an OP code, and additional addresses. The additional addresses may, for example, include row and/or column addresses for addressing a location in memory cells. Commands with the third command format 312-3 may, for example, be used for commands containing OP codes for reading data from memory cells of a selected memory device. A fourth command format 312-4 includes an ID number, an OP code, additional addresses, and data. Commands with the fourth command format 312-4 may, for example, be used for commands containing OP codes for writing data to the memory cells of a selected memory device. Note that all of four example command formats 312-1, 312-2, 312-3, 312-4 start with an ID number for addressing purposes. For example, each of the fields of the ID number and the OP code is one byte (eight bits). The byte sizes of data and addresses are variable and information on the bytes (or bits) thereof is indicated by the OP code. - Referring back to
FIG. 2 , as part of the path, the first memory device 230-1 has a command input connection CI and a corresponding command output connection CO. Similarly, each of the other memory devices 230-2, 230-3, - - - , 230-15 has a command input connection CI and a corresponding command output connection CO. In the illustrated example, the link 221 of the path form an n-bit wide path. The links are serial links when the path is a single bit wide path (i.e., when n is equal to 1). Otherwise, the links are parallel links (i.e., when n is greater than 1). - In the illustrated example, there is also a control path that traverses the memory devices 230-1, 230-2, 230-3, - - - , 230-15. As part of this control path, the first memory device 230-1 has a command strobe input (CSI) connection and a corresponding command strobe output (CSO) connection. Similarly, each of the other memory devices 230-2, 230-3, - - - , 230-15 has a CSI connection and a corresponding CSO connection. The CSI connection of the first device 230-1 is for receiving a command strobe signal SCS1 issued by the
memory controller 220 for enabling the command of the command input signal SCI1 input to the memory devices 230-1. The CSO connection of the device 230-1 is for forwarding the command strobe signal to the next device 230-2. Therefore, the forwarded command strobe signal is transmitted as a command strobe signal SCS2 to the CSI connection of the second memory device 230-2. Similarly, each of the other devices 230-2, 230-3, - - - , 230-15 performs the forwarding of the incoming command strobe signal to the next memory device. As such, the command strobe signal is forwarded from one device to the next device. - There is another control signal which is a data strobe signal for enabling output from the memory device during read operation. The first memory device 230-1 has a data strobe input (DSI) connection and a corresponding data strobe output (DSO) connection. Similarly, each of the other memory devices 230-2, 230-3, - - - , 230-15 has a DSI connection and a corresponding DSO connection. The DSI connection of the first device 230-1 is for receiving a data strobe signal DCS1 issued by the
memory controller 220 for enabling the output from the memory devices 230-1 to the next memory device 230-2. The DSO connection of the device 230-1 is for forwarding the data strobe signal to the next device 230-2. Therefore, the forwarded data strobe signal is transmitted as a data strobe signal DCS2 to the DSI connection of the memory device 230-2. Similarly, each of the other devices 230-2, 230-3, - - - , 230-15 performs the forwarding of the incoming data strobe signal to the next memory device. As such, the command strobe signal is forwarded from one device to the next device. - Furthermore, a clock signal SCK is provided by the
memory controller 220 to all of the devices commonly (i.e., a common synchronous clocking fashion). Additional signals are provided for operation, for example, a chip select and a reset (not shown). - Although only 15 memory devices 230-1, 230-2, 230-3, - - - , 230-15 are shown in the illustrated example, more generally, there may be any appropriate number of memory devices connected in-series that communicate with the
memory controller 220. A serial interconnection arrangement can include more devices. - The
system 210 shown inFIG. 2 implements a ring architecture. In operation of thesystem 210, thememory controller 220 sends commands over an output communication path including the link 221 and receives responses over an input communication path including thelink 222 for those commands that requisition a response. For each command, thememory controller 220 issues the command strobe signal SCS1 for enabling the first device 230-1 to receive the command. The command strobe signal is propagated through the devices. Also, thememory controller 220 issues the data strobe signal SDS1 for enabling the first device 230-1 after the data read operation is instructed to output the data from the selected device. The data strobe signal is propagated through the devices. Each of the memory devices 230-1, 230-2, 230-3, - - - , 230-15 is associated with a unique device address (DA). In the illustrated example, the memory devices 230-1, 230-2, 230-3, - - - , 230-15 have device addresses represented by binary codes of 0000, 0001, 0010, - - - , 1110, respectively, but more generally the addresses are implementation specific. - During operation, the
system 210 consumes power. Each of the memory devices 230-1, 230-2, 230-3, - - - , 230-15 consumes power to process each command regardless of whether the command is addressed to the particular device. Signal and data transmission through the series-connected memory devices 230-1, 230-2, 230-3, - - - , 230-15 causes each of the devices to consume power due to signal flow through input and output pins or connections, such as command input connection CI, corresponding command output connection CO. - Each of the memory devices 230-1, 230-2, 230-3, - - - , 230-15 transmits command input streams on the command input signal to the next adjacent memory device. The power consumption due to signal flow through a set of input and output pins or connections may be relatively low. However, each of the memory devices 230-1, 230-2, 230-3, - - - , 230-15 has a respective set of input and output connections and therefore, the total power consumption increases with the number of memory devices. The number of series-connected memory device can be implementation specific and depends on the power consumption. Further explanation is provided below with reference to Table 1 that outlines example power consumption of memory devices.
-
TABLE 1 Vdd Cload Frequency Data Rate Power Current per Output Device (V) (pF) (MHz) (Mbps/pin) (mW) (mA) Multi-drop NAND 3.3 50 33 33 18 5.4 Serial Interconnection 1.8 5 100 200 3.2 1.8 NAND Serial Interconnection 1.8 5 133 266 4.3 2.4 NAND - Table 1 illustrates power consumption and current for memory devices under various operating conditions. A NAND flash device used in a multi-drop arrangement may use an operating voltage of Vdd=3.3V, a capacitive load of Cload=50 pF, an operating frequency of 33 MHz, and a data rate of 33 Mbps/pin. Such a device will consume, for example, 18 mW of power and 5.4 mA of current per output. By contrast, a NAND flash device used in a serial interconnection arrangement with an operating voltage of, for example, Vdd=1.8V, a capacitive load of Cload=5 pF, an operating frequency of 100 MHz, and a data rate of 200 Mbps/pin will consume only 3.2 mW of power and only 1.8 mA of current per output. Increasing the frequency results in greater power consumption. For example, increasing the operating frequency from 100 MHz to 133 MHz for the series-connected NAND flash devices results in the power consumption increasing from 3.2 mW to 4.3 mW while the current per output increases from 1.8 mA to 2.4 mA.
- For example, a NAND flash device having 8 I/Os each at 5.4 mA has a total current of 43.2 mA. Therefore, the number of memory devices operating at 100 MHz in the serial interconnection arrangement with similar I/O current as the multi-drop NAND flash with 8 I/Os would be 43.2 mA/1.8 mA, which is equal to approximately 24. Also, the number of memory devices operating at 133 MHz in the serial interconnection arrangement with similar I/O current as the multi-drop NAND flash with 8 I/Os would be 43.2 mA/2.4 mA, which is equal to approximately 18. If individual memory devices in the serial interconnection arrangement can consume less power, then additional memory devices may be feasible.
- The last two rows of Table 1 indicate power consumption of memory devices connected in-series with serial links, wherein each device has one pair of I/O. Note that power consumption for memory devices connected in-series with parallel links may differ.
- In other system arrangements such as a multi-drop arrangement, power saving can be accomplished by enabling or disabling memory devices. Devices that are not enabled consume less power. However, in the serial interconnection arrangement, all memory devices are enabled during operation so that commands can be propagated through the series-connected devices. Therefore, the approach to the multi-drop arrangement cannot be applied to the serial interconnection arrangement. An approach for saving power consumption in memory devices of a serial interconnection arrangement featuring devices that are connected in-series with links will be described below. Note that this example and the subsequent examples described below relate to systems having memory devices connected in-series with serial links. However, it is to be understood that embodiments of the present invention are applicable to systems having series-connected memory devices with parallel links.
-
FIG. 4 shows part of the series-connected memory devices shown inFIG. 2 . As shown, command input signal SCIi input to a device 230-i can be transmitted to the next device 230-(i+1). -
FIG. 5 shows details of a representing i-th memory device shown inFIGS. 2 and 4 . It is to be understood that the circuitry ofFIG. 5 is very specific and is provided for example purposes only. Referring toFIG. 5 , a memory device 230-i includes ID match and command forwarding circuitry and control logic circuitry for its operations. The ID match and command forwarding circuitry performs forwarding on the input to the output and for determining whether or not to operate the control logic circuitry with reduced power consumption. However, it is to be understood that the division between the ID match and command forwarding circuitry and the control logic circuitry are rather arbitrary. - The device 230-i includes four input connections: (i) a command input (CI)
connection 521 for receiving a command input signal SCIi including the incoming command; (ii) aclock input connection 523 for receiving a clock signal SCK; (iii) a command strobe input (CSI)connection 525 for receiving a command strobe signal SCSi for enabling command input; and (iv) a data strobe input (DSO)connection 527 for receiving a data strobe signal SDSi. All four signals SCIi, SCK, SCSi, SDSi are buffered by respective input buffers 511, 513, 515, 517. A buffered version, Isci, of the command input signal SCIi is passed through a D-type flip-flop (D-FF) 531 onto amultiplexer 533, which provides through anoutput buffer 549 and a command output connection 535 a command input signal SCI(i+1) to a next device (i+1). The buffered version, Iscsi, of the command strobe signal SCSi is fed to aninternal clock generator 543 and a D-FF 537. An output of the D-FF 537 is fed to amultiplexer 539, the output of which is through anoutput buffer 541 to the next device as a command strobe signal SCS(i+1). Similarly, a buffered version, Isdsi, of the data strobe signal SDSi is fed to a D-FF 545, the output of which is fed to amultiplexer 553. An output of themultiplexer 553 is through anoutput buffer 551 to the next device as a data strobe signal SDS(i+1). A buffered version, Isck, of the clock signal SCK is fed to clock inputs of the D-FFs internal clock generator 543. The buffered command input signal Isci is also fed to anID register 561, acommand interpreter 563, address registers 565, and adata input register 569. Theinternal clock generator 543 has outputs connected to theID register 561, thecommand interpreter 563, the address registers 565, and thedata input register 569. - A
comparator 577 has a first input from theID register 561 and a second input from astorage element 575 holding a device ID, which represents the actual device ID (or the device address DA) of the memory device. Thecomparator 577 compares the ID number contained in the command to the ID held in thedevice ID holder 575 to determine whether there is a match between the two IDs. In the event that there is a match, an ID match signal Id_match having the high state is provided from thecomparator 577 to thecommand interpreter 563, theinternal clock generator 543, and themultiplexers command interpreter 563, the pre-decoder 567, and thedata input register 569 are connected to acontroller 571. Thecontroller 571 is connected to adata output register 573, which is connected to “1” input of themultiplexer 533. Amemory core array 579 for storing data is associated with thecontroller 571. -
FIG. 6 shows example details of thecommand interpreter 563 shown inFIG. 5 . Referring toFIG. 6 , thecommand interpreter 563 includes anOP code register 581 and anOP code decoder 583. TheOP code register 581 receives the buffered command input signal Isci and the OP code clock signal Clk_opc. - Referring to
FIGS. 5 and 6 , in operation, a command is received over the command input signal SCIi with the command strobe signal SCSi being asserted. Theinternal clock generator 543 generates an ID clock signal Clk_id for theID register 561. As described inFIG. 3 , the command starts with an ID number, which is loaded into theID register 561. Thecomparator 577 compares the contents of theID register 561 with the device ID held in thedevice ID holder 575 of the memory device. If there is a match, then thecomparator 577 asserts the ID match signal Id_match in order to indicate an ID match. Otherwise, thecomparator 577 does not assert the ID match signal Id_match. - In the illustrated example, the ID match signal Id_match is active high. Alternatively, the ID match signal Id_match can be active low. The ID match signal Id_match has a role in activating the
internal clock generator 543 and theOP code decoder 583. Theinternal clock generator 543 generates an OP code clock signal Clk_opc for theOP code register 581 of thecommand interpreter 563, an address clock for the address registers 565, and a data clock for thedata input register 569 if the ID match signal Id_match is high. Therefore, the OP code, additional addresses, and data of the command are conditionally loaded into theOP code register 581, the address registers 565 and thedata input register 569 for further processing by theOP code decoder 583, the pre-decoder 567, thecontroller 571. In the event that there is no ID match, then theinternal clock generator 543 does not generate OP code clock signal Clk_opc, address clock signal Clk_add, and data clock signal Clk_data because there is no need for the memory device to load the OP code, additional addresses, and the data from the command. When the ID match signal Id_match is low, internal operations are halted (by not generating the clocks) so that unnecessary power consumption can be avoided. For instance, theOP code decoder 583 does not operate and thecontroller 571 does not activate a memory bank operation. Bank control and other logic blocks placed after theOP code decoder 583 are controlled by results of theOP code decoder 583. This can result in power savings. Holding a high or low state in CMOS logic results in low power consumption, as leak current is very low. - In the illustrated example, the
multiplexer 533 conditionally passes the command input signal SCIi as the command input signal SCI(i+1) based on whether the ID match signal Id_match is high. Although this relates to the truncation, its operation is briefly described here because it is provided in combination with the clock generation. If the ID match signal Id_match is low, then the output of themultiplexer 533 passes the command input signal SCIi, so that subsequent memory devices (e.g., the memory device (i+1)) can receive the command. However, if there is a match, then the command input signal SCI(i+1) is provided by the output of thedata output register 573, which contains static data so long as no data is being read out from thedata output register 573. This results in the command input signal SCIi(i+1) having no transitions unlike the command input signal SCIi. This results in power savings for subsequent memory devices. Although examples presented herein use a multiplexer for the truncation, more generally, any data path selector can be implemented. More generally, the command input signal SCI(i+1) can be connected to something that produces no transitions than forwarding the command input. For example, the output may be connected to ground. Further details of the truncation are provided later as truncation embodiment. - The
internal clock generator 543 shown inFIG. 5 contains appropriate circuitry for implementing the functionality described above. Example circuitry will be later described with reference toFIG. 7 . - In operation, the
OP code register 581 contains an OP code from a received command when the OP code clock has been enabled for the particular device, i.e., when the command contained an ID that matched that of the particular device. The contents of theOP code register 581 are provided to theOP code decoder 583 as ip_opc<n−1:0>. If the ID match signal Id_match is high, then theOP code decoder 583 decodes the OP code ip_opc<n−1:0>. TheOP code decoder 583 outputs a decoded OP code Idop, which is a decoded version of the OP code ip_opc<n−1:0> from theOP code register 581. However, if the ID match signal Id_match is low, then theOP code decoder 583 does not decode the OP code ip_opc<n−1:0>. The decoded OP code Idop is implementation specific and may for example include any one or more appropriate signals for execution of the OP code. -
FIG. 7 shows theinternal clock generator 543 shown inFIG. 5 . Referring toFIG. 7 , theinternal clock generator 543 includes anID clock generator 611, an OPcode clock generator 613, anaddress clock generator 615 and adata clock generator 617. Details of theID clock generator 611 and the OPcode clock generator 613 are provided below with reference toFIG. 8A , while details of theaddress clock generator 615 and thedata clock generator 617 are provided below with reference toFIG. 8B . - Each of the
clock generators ID clock generator 611 starts when the buffered command strobe signal Iscsi is enabled, and generates the ID clock signal Clk_id with enough transitions to process the ID number of the incoming command. Theinternal clock generator 543 receives the ID match signal Id_match, which determines whether to generate the OP code clock signal Clk_opc, address clock signal Clk_add, data clock signal Clk_data used for processing the command. Theaddress clock generator 615 and thedata clock generator 617 are connected to receive the decoded OP code signal Idop containing OPM1, OPM2, OPM3, which indicate whether there is address and data in the command. -
FIG. 8A shows theID clock generator 611 and the OPcode clock generator 613 shown inFIG. 7 . Referring toFIG. 8A , theID clock generator 611 includes acounter 651 having a clock input IN for receiving the buffered clock signal Isck and an enable input EN for receiving the buffered command strobe signal Iscsi and the count output signal from its output OUT is fed to acount determiner 653. Anoutput signal 655 of thecount determiner 653 is fed to an ANDgate 657. When the count starts, thesignal 655 goes high. The count reaches a pre-determined count number (e.g., 8 corresponding to the bit number of the ID), thesignal 655 goes low. During the high state of the signal 655 (VI1 clock cycle), the clock pulses of the clock signal Isck pass the ANDgate 657, so that the ID clock signal Clk_id is provided. - Similarly, the OP
code clock generator 613 includes acounter 661, acount determiner 663 and an ANDgate 667. An input IN of thecounter 661 receives the clock signal Isck, an enable input EN1 receives the ID match signal Id_match and another enable input EN2 receives the buffered command strobe signal Iscsi. When thecounter 661 is enabled by Id_match and the command strobe signal Isci, it counts the clocks of Isck. When the count starts, adetermination signal 665 goes high and the count reaches a pre-determined count number (e.g., 8 corresponding to the bit number of the OP code), thesignal 665 goes low. During the high state of the signal 665 (VI2 clock cycle), the clock pulses of the clock signal Isck pass the ANDgate 667, so that the OP code clock signal Clk_opc is provided. -
FIG. 8B shows theaddress clock generator 615 and thedata clock generator 617 shown inFIG. 7 . Referring toFIG. 8B , theaddress clock generator 615 and thedata clock generator 617 operate only if the ID match signal Id_match is asserted. Theaddress clock generator 615 includes acounter 671, acount determiner 673, alimit value circuit 675 and an ANDgate 677. Thelimit value circuit 675 includes atemporary registration decoder 676 and aregister 678. Thecounter 671 is activated by the ID match signal Id_match and the buffered command strobe signal Iscsi and thereafter, counts pulses of the buffered clock signal Isck continuously that is fed to its count input IN. - Referring to
FIG. 8B , the three bit operation mode signals OPM1, OPM2 and OPM3 contained in the decoded OP code signal Idop are fed to thetemporary registration decoder 676 of thelimit value circuit 675. Thetemporary registration decoder 676 decodes OPM1, OPM2 and OPM3 and its decoded value V13 is registered in theregister 678. Thecount determiner 673 determines whether the count by thecounter 671 reaches the limit value V13 defined by OPM1, OPM2 and OPM3 held in theregister 678. Thecount determiner 673 provides a countdetermination output signal 675 to the ANDgate 677 that receives the buffered clock signal Isck. The countdetermination output signal 675 becomes “high” when thecounter 671 starts counting and “low” when the count reaches the limit value V13. By gating in response to thesignal 675, the ANDgate 677 outputs V13 clocks that are to be contained in the address clock signal Clk_add. In this example, V13 defined by OPM1, OMP2 and OPM3 represents the total number of bits of the column and row addresses. Theaddress clock generator 615 allows for the generation of an address clock with varying numbers of pulses, the number of pulses being determined based on the OPM1, OPM2, OPM3. Of course, if the number of pulses is fixed, then a circuit similar to that used for OP code clock generation can be employed. Other mechanisms for determining the length of the address clock can be employed. - Similarly, the
data clock generator 617 includes acounter 681, acount determiner 683, alimit value circuit 685 and an ANDgate 687. Thelimit value circuit 685 includes adata registration decoder 686 and aregister 688. The decoding function of thedata registration decoder 686 is different from that of thetemporary registration decoder 676. Thecounter 681 is activated by the ID match signal Id_match and the buffered command strobe signal Iscsi and thereafter, counts pulses of the buffered clock signal Isck continuously, the Isck being input to an input IN. The three bit operation mode signals OPM1, OPM2 and OPM3 of the decoded OP code signal Idop are decoded by thedata registration decoder 686 and its decoded value VI4 is registered in theregister 688. - The
count determiner 683 determines whether the count by thecounter 681 reaches the limit value VI4 defined by OPM1, OPM2 and OPM3 held in theregister 688. Thecount determiner 683 provides a countdetermination output signal 685 to the ANDgate 687. The countdetermination output signal 685 becomes “high” when thecounter 681 starts counting and “low” when the count reaches the limit value VI4. By gating in response to thesignal 685, the ANDgate 687 outputs VI4 clocks that are to be contained in the data clock signal Clk_data. In this example, VI4 defined by OPM1, OPM2 and OPM3 represents the total number of bits of the data. Therefore, the data length is determined based on OPM1, OPM2 and OPM3. - In other implementations, the length of the data clock is determined based on how long the command strobe signal SCSi is asserted by the memory controller. In such implementations, generation of the data clock signal Clk_data is stopped by a transition of the OP code strobe signal SCSi from high to low, and not by the
count determination circuit 683 determining when thecounter 681 has reached VI4 as defined by OPM1, OPM2 and OPM3. Accordingly, such implementations may not have thecounter 681, thecount determination circuit 683, or thelimit value circuit 685. Rather, such implementations would be provided with any appropriate circuitry so that generation of the data clock signal Clk_data starts and finishes upon a transition of the command strobe signal SCSi from high to low. -
FIG. 9A shows a signaling diagram of example signals that are generated by the circuitry shown inFIG. 6 where it is assumed a command has been received that contains an ID that matches that of the particular device. The signaling diagram includes the command strobe signal SCSi, the ID match signal Id_match, the OP code ip_opc<n−1:0>, and the decoded OP code Idop. In this example, it is assumed that there is an ID match and therefore the ID match signal Id_match is asserted. This causes the OP code ip_opc<n−1:0> to be decoded so as to generate the decoded OP code Idop. -
FIG. 9B is another signaling diagram of example signals that are generated by the circuitry shown inFIG. 6 where it is assumed a command has been received that contains an ID that does not match that of the particular device. The signaling diagram includes the buffered OP code strobe input signal Iscsi, the ID match signal Id_match, the OP code ip_opc<n−1:0>, and the decoded OP code Idop. In this example, it is assumed that there is no ID match. Therefore, the ID match signal Id_match is not asserted. Accordingly, the input OP code is an unknown value because the OP code of the command was not loaded into theOP code register 581. With reference toFIG. 5 , this is due to the OP code clock signal Clk_opc not being generated by theinternal clock generator 543. The decoded OP code is low because theOP code decoder 583 does not decode the input OP code. - The ID match signal Id_match is used to initiate OP code decoding. The ID match signal Id_match is not always high. Rather, the ID match signal Id_match is high only at the target memory device in the series-connected devices. Invalid glitch logic generation from decoding logic is avoided since the
OP code decoder 583 takes the ID match signal Id_match. The ID match signal Id_match can control the result of theOP code decoder 583. Using this logic, when the ID match signal Id_match is low, current generation after theOP code decoder 583 can be reduced and therefore reduced power consumption can be realized. -
FIG. 10A is a signaling diagram for example signals wherein the device ID matches the ID contained in an incoming command of the command input signal SCIi in the circuitry shown inFIG. 5 . - Referring to
FIG. 10A , the signaling diagram includes the clock signal SCK, the command strobe signal SCSi, the buffered internal clock signal Isck, the ID match signal Id_match, the ID clock signal Clk_id, the OP code clock signal Clk_opc, the address clock signal Clk_add, and the data clock signal Clk_data. Note that the ID clock signal Clk_id is active for the first 8 clock cycles in order to load 8 bits of the ID number of the command. In this example, it is assumed that the ID number matches the device address. Therefore, the ID match signal Id_match is asserted. This causes the OP code clock signal Clk_opc, the address clock signal Clk_add, and the data clock signal Clk_data to be subsequently generated in turn in order to load and process the OP code, additional addresses, and data of the command. -
FIG. 10B is a signaling diagram for example signals wherein the device ID does not match the ID contained in the incoming command signal SCIi in the circuitry shown inFIG. 5 . The signals correspond to and are identically labeled as those ofFIG. 9A . The ID clock signal Clk_id is active for the first 8 clock cycles in order to load 8 bits of the ID number of the command. In this example, it is assumed that the ID number does not match the device address. Therefore, the ID match signal Id_match remains low. This causes clock generation to be stopped for the OP code clock signal Clk_opc, the address clock signal Clk_add, and the data clock signal Clk_data. In the illustrated example, this occurs at around the tenth clock cycle. It is, thus, that no OP code clock signal Clk_ope is generated in the event that the ID match signal Id_match remains low. It may, however, one pulse may be generated for the OP code clock signal Clk_opc before its generation is halted, depending on the circuit performance and the clock frequency, as shown inFIG. 10B . -
FIG. 11 shows a system having a serial interconnection arrangement including a plurality of devices. The system ofFIG. 11 corresponds to the system shown inFIG. 2 and thus, devices shown inFIG. 11 has similar structure to that of the devices ofFIG. 2 . Note that control signals such as the command and data strobe signals are not shown inFIG. 11 , for the purpose of simplicity. - Referring to
FIG. 11 , asystem 710 includes a plurality of memory devices that are connected in-series. Thesystem 710 includes amemory controller 720 together with a plurality of memory devices 730-1, 730-2, 730-3, - - - , 730-15 that are interconnected via serial links. The serial links form acommon operation path 741. Each of the memory devices 730-1, 730-2, 730-3, - - - , 730-15 has ID match and command forwarding circuitry 734-1, 734-2, 734-3, - - - , 734-15, respectively, and control logic circuitry 732-1, 732-2, 732-3, - - - , 732-15, respectively. The ID match and command forwarding circuitry is responsible for taking the input command, and forwarding it on to the next device. In the illustrated example, the ID match and command forwarding circuitry in each memory device is shown to constitute a D-FF. A more detailed example of the ID match and command forwarding circuitry and control logic circuitry is similar to that ofFIG. 8 . In the illustrated example, 15 memory devices 730-1, 730-2, 730-3, - - - , 730-15 are shown. However, more generally, there may be any appropriate number of memory devices. - In operation, the
memory controller 720 sends commands over thecommon operation path 741. For each of the memory devices 730-1, 730-2, 730-3, - - - , 730-15, the respective control logic circuitry 732-1, 732-2, 732-3, - - - , 732-15 operates with normal power consumption for commands that are addressed to the memory device, and is operated with reduced power consumption for commands that are not addressed to the memory device. In the illustrated example, it is assumed that thememory controller 720 sends a command addressed to the third memory device 730-3 that is a target or designated device. The command includes an ID number (a binary code of “0010”) as described inFIG. 3 , so as to uniquely identify the designated memory device 730-3. - The first memory device 730-1 receives the command contained in the command input signal SCI1 and determines whether it is addressed to another memory device and therefore its control logic circuitry 732-1 is operated with reduced power consumption. The first memory device 730-1 forwards the command to the second memory device 730-2, the control logic circuitry 732-2 of which similarly operates with reduced power consumption because the command is addressed to another memory device. The second memory device 730-2 forwards the command to the third memory device 730-3, the control logic circuitry 732-3 of which operates with normal power consumption for processing the command because the command is addressed to the third memory device 730-3. For each of subsequent memory devices (i.e., the fourth device—the 15th device 730-15), the control logic circuitry (e.g., the control logic circuitry 732-15) operates with reduced power consumption, because no command is received that is addressed to the memory device 730-15.
- Note that the memory devices other than the designated memory device 730-3 reduce their power consumption in a first area as indicated at 743. The
first area 743 includes the control logic circuitry 732-1, 732-2, - - - , 732-15 of the memory devices 730-1, 730-2, - - - , 730-15. Power consumption is reduced in thefirst area 743 because there is no need for the other memory devices to employ their control logic circuitry to process the command. Only the designated memory device 730-3 processes the command. In some implementations, power consumption is reduced in each control logic circuitry 732-1, 732-2, - - - , 732-15 by holding off from generating one or more clock signals used for command processing. Further details of how power consumption can be reduced by holding off from generating one or more clock signals is provided later. - Power consumption can be reduced in a second area because 745 there is no need for the subsequent memory device to receive the command transmitted over the
common operation path 741. However, note that if the command contains an OP code that requisitions an output by the third memory device 730-3 (for example a core memory output, or a status register output), then the third memory device 730-3 provides the output to the subsequent memory devices. In this case, the output from the device may be enabled by a data strobe signal from thememory controller 720. This would result in logic transitions in thesecond area 745 thereby causing power consumption. There is still a reduction in power consumption in thesecond area 745 because the command per se is not forwarded. Further details of how power consumption can be reduced by truncating commands are provided below. - Power consumption is reduced by designing an appropriate set of OP codes for use in commands in order to achieve fewer logic transitions. Further details of how this may be accomplished are provided below.
- Note that in a given implementation, mechanisms to power down the control logic circuitry of memory devices that have not been designated, and/or mechanisms to reduce logic transitions in devices subsequent to a designated device, and/or reduced transition OP code sets may be implemented.
- In another implementation, power consumption can be reduced in devices subsequent to a memory device to which a command is addressed. This is achieved by the memory device to which the command is addressed not forwarding at least part of the command on to the next memory device in the set of memory devices interconnected. For the specific example of
FIG. 11 , for each of the memory devices 730-1, 730-2, 730-3, - - - , 730-15, the ID match and command forwarding circuitry 734-1, 734-2, 734-3, - - - , 734-15 forwards the command only if the command is not addressed to the memory device. The ID match and command forwarding circuitry 734-1, 734-2 of the first two memory devices 730-1, 730-2 forward the command because the command is addressed to another memory device. However, the ID match and command forwarding circuitry 734-3 of the third memory device 730-3 does not forward the command to the subsequent memory device. Rather, the ID match and command forwarding circuitry 734-3 of the third memory device 730-3 provides a substantially static output for the subsequent memory device. Due to the latency within a device determining a given command is addressed to itself, part of the command may be forwarded to the subsequent device. The remainder is truncated upon the device determining the command is addressed to itself. In this manner, the ID match and command forwarding circuitry 734-3 of the third memory device 730-3 truncates the command so that subsequent memory devices receive a substantially static signal with no transitions. The substantially static signal results in no transitions in a second area indicated at 745, which results in reduced power consumption. - In embodiments featuring truncation, after a given memory device determines that a received command is for that device, the memory device does not forward the command input on to the command input of the next device. An example of a system featuring such truncation will now be described with reference to
FIG. 12 . -
FIG. 12 shows a system according to another embodiment of the present invention. A system arrangement shown inFIG. 12 is similar to that ofFIG. 11 . Referring toFIG. 12 , asystem 810 has amemory controller 820 and a plurality of devices. In the particular example, four devices are connected in-series. Another arrangement including different number of devices is applicable. - The
system 810 has memory devices 830-1, 830-2, 830-3, 830-4 that are connected in-series. The devices have respective link forwarding logic circuitry that is comprised of a respective D-FF for the command input, and a respective D-FF for a command strobe signal. A common connection for the clock SCK is also shown. The command output from thememory controller 820 follows apath including links memory controller 820 follows apath including links memory controller 820 will be passed along all thelinks links links - For the purpose of illustration,
FIG. 12 shows the serial interconnection arrangement of series-connected devices implementing truncation. In the particular example, a command is addressed to the second memory device 830-2. Thememory controller 820 outputs a command from its command output, and this is forwarded alonglinks path 845. The result is that subsequent devices 830-3, 830-4 consume less power. The devices generally indicated at 873 can operate with reduced power consumption. The link forwarding logic of the following devices does not need to process the command. -
FIG. 13 is a signaling diagram of example signals generated by the system shown inFIG. 12 . Referring toFIG. 13 , the signaling diagram includes the clock signal SCK, the command strobe signal SCS1 and the command input signal SCI1 to the first memory device 830-1, the command strobe signal SCS2 and the command input signal SCI2 to the second memory device 830-2, and the command strobe signal SCS3 and the command input signal SCI3 to the third memory device 830-3. Note that the command input signals SCI1, SCI2 to the first and second memory devices 830-1, 830-2 include all bits of the command, which in this example includes 8 bits for the ID number, 8 bits for the OP code, and 8 bits for the data. However, the command input signal SCI3 to the third memory device 830-3 has been truncated by the second memory device 830-2 after the 8 bits of the ID number. This is because the second memory device 830-2 has determined that it is the target device and therefore subsequent devices 830-3, 830-4 do not require the command. -
FIG. 14 shows example circuitry of a memory device for implementing a command truncation feature. Referring toFIG. 14 ,circuitry 930 receives a command input signal SCIi, a clock signal SCK, a command strobe signal SCSi, and a data strobe signal SDSi. All signals are buffered by respective input buffers 921, 923, 925, 927. The command input SCIi and the clock signal SCK are fed to a D-FF 931, which in turn is connected to amultiplexer 933. Themultiplexer 933 provides a command input signal SCI(i+1) to the next device (i+1) through anoutput buffer 929. The command strobe signal SCSi is provided to aperipheral logic block 960. The data strobe signal SDSi is fed to anoutput latch generator 941, which in turn is connected to anoutput clock generator 943 and aregister 945. A core control block andmemory core 950 is connected to theregister 945. Theregister 945 has an output to themultiplexer 933. - In operation, the
circuitry 930 functions to, on the one hand, forward on the command input signal SCIi as SCI(i+1) to the next (i+1)-th device when a command is not addressed to the i-th device. Thecircuitry 930 functions, on the other hand, to connect the output to theoutput register 945, both upon receipt of a command that is addressed to that device so as to prevent the command from being forwarded to the next device, and to allow outputs from that device to be produced as the command input signal SCI(i+1) for the next (i+1)-th device. - The command input signal SCIi is fed through the D-
FF 931 to themultiplexer 933. Themultiplexer 933 determines whether the command input signal SCI(i+1) is to be provided from the i-th command input signal SCIi or from the output of theregister 945. Themultiplexer 933 selects between the command input signal SCIi and the output of theregister 945 based on whether the ID match signal Id_match is high, which is high when the memory device has been selected and low when the i-th memory device is unselected. In the illustrated example, the ID match signal Id_match is determined by theperipheral logic block 960 that corresponds to those of the circuitry ofFIG. 5 . When the memory device receives the command including the ID number that matches its device address, then the ID match signal Id_match goes to high and themultiplexer 933 is switched to select the output dout of theregister 945, so that the dout is provided as SCI(i+1). If the ID match signal Id_match is low, then the command input signal SCIi is provided as the SCI(i+1). The command input signal SCIi is forwarded on as the command input signal SCI(i+1) for a brief period of time that is determined by the internal logic combination, (in this case, a time period equal to a number of cycles necessary to clock in the device ID) and after that the input is truncated, and a fixed output value from theregister 945 is transmitted as the (i+1)-th command input signal SCI(i+1). - The command input signal SCI(i+1) derived from dout is static because no output of
register 945 is produced (i.e., clocked out) until the output clock is generated byoutput clock generator 943, and this is not done until theregister 945 is asserted to output. The switching operation of themultiplexer 933 allows subsequent (downstream) devices to receive the static level in the event that the i-th memory device has been selected. Therefore, subsequent devices take the static value and no transitions occur at their input and output buffers. However, note that if the command contains an OP code that is a read OP code requisitioning a response, then read data is clocked out of theregister 945 and provided to the (i+1) command input signal SCI(i+1) while the data strobe signal SDSi is asserted. - Generation of the output dout from the
register 945 will be described with reference toFIG. 15 .FIG. 15 shows a signaling diagram of example signals that are generated by thecircuitry 930 shown inFIG. 14 . - Referring to
FIGS. 14 and 15 , the signaling diagram includes the clock signal SCK, the data strobe signal SDSi, the output enable signal out_en, the shift clock signal shft_clk, the latch_signal latch_signal, and the data out dout. Operation starts when the data strobe signal SDSi is asserted after the read command is issued. Theoutput latch generator 941 generates the latch_signal latch_signal to instruct theregister 945 to latch the contents read from the memory core of the core control block andmemory core 950. Theoutput latch generator 941 also generates the output enable signal out_en to enable theoutput clock generator 943. Theoutput clock generator 943 generates the shift clock signal shft_clock when the output enable signal out_en is high. The shift clock signal shft_clk is used to clock data out of theregister 945. Accordingly, the data output dout from theregister 945 is provided to themultiplexer 933. - For write operations with long command input, this works with the same effect. No matter what OP code is input with the ID number, if the ID number is matched with that of the device, the ID match signal Id_match is asserted and then the fixed level of data output dout is transmitted to the next device as the command input signal SCI(i+1). After the selected device, unselected devices can save power consumption even at the input and output buffers.
- In the illustrated example, truncation of data is performed between the command input signal SCIi and the command input signal SCI(i+1). Truncation of the command strobe can also be performed, but it does not affect the total power saving because the command strobe has two transitions when compared to data so that early truncation of the command input signal SCIi has same power consumption as no truncation case of the command input signal SCIi. Note that a static value can be taken from the
register 945 for truncating the command strobe. - In the illustrated example, a static value is taken from the
register 945. During a read operation the contents from theregister 945 are clocked out and sent as the next command input. Therefore, taking the static value from theregister 945 during a write operation makes use of an existing data path. However, it is to be understood that a static value can be taken from any source that can provide the static value. The static value may, for example, be taken directly from a supply ground. Other implementations are possible. -
FIG. 16 shows an example correlation between a selected device number and power consumption with the truncation feature. Referring now toFIG. 16 , the graph plots average I/O power consumption Pav (normalized value) verses the selected device number Nvd. An approximately linear relationship can be seen. This means that power consumption is greater when the selected device number is greater. With reference toFIG. 12 , this is due to thearea 873 being smaller, which results in power consumption savings being smaller. This power consumption depends on which device is selected with the ID number. If the last memory device in the serial interconnection arrangement is selected, then power saving for I/O part cannot be expected with the truncation embodiment. However, in other cases where a memory device that is not the last memory device is selected, power saving for I/O part is accomplished. - Power consumption in a specified period of time is affected by the number of transitions of logic value in the specified period. Therefore, if one can assign OP codes resulting in fewer transitions of logic, then power savings can be attained. Although the total power saving from this technique may be minor when compared to other methodologies such as those described above, this technique should nonetheless be considered for reducing input/output power consumption when data flows through unselected memory devices before reaching the target memory device.
- Designing OP codes may not significantly affect the total power saving in the case of transitions due to OP codes being much smaller in number than transitions due to the data. Also, the data can include random bit combinations. However, the OP code consideration to reduce power may be helpful for OP code based operations like multiple register access.
- Table 2 shows example OP codes and corresponding numbers of bit transitions.
-
TABLE 2 OP Code Translations 00h (0000 0000) No transition 01h (0000 0001) Two transitions (low_to_high, high_to_low) 02h (0000 0010) Two transitions (low_to_high, high_to_low) 03h (0000 0011) Two transitions (low_to_high, high_to_low) 04h (0000 0100) Two transitions (low_to_high, high_to_low) 05h (0000 0101) Four transitions 06h (0000 0110) Two transitions (low_to_high, high_to_low) 07h (0000 0111) Two transitions (low_to_high, high_to_low) 08h (0000 1000) Two transitions (low_to_high, high_to_low) 09h (0000 1001) Four transitions 0Ah (0000 1010) Four transitions 0Bh (0000 1011) Four transitions 0Ch (0000 1100) Two transitions (low_to_high, high_to_low) 0Dh (0000 1101) Four transitions 0Eh (0000 1110) Two transitions (low_to_high, high_to_low) 0Fh (0000 1111) Two transitions (low_to_high, high_to_low) - Table 2 includes 16 possible OP codes from 00h up to 0Fh. Other OP codes are possible. A bit transition is counted when two adjacent bits have different values. For example, OP code 05h (0000 0101) has four transitions: 0→1, 1→0, 0→1, and 1→0. Note that the number of bit transitions counted does not include possible bit transitions that may occur with adjacent bits that are not shown. For example, with reference to
FIG. 3 , the OP code is preceded by an ID number, and may be followed by data or an address. Bit transitions between the least significant bit of the ID number and the most significant but of the OP code are not considered. Similarly, bit transitions between the most significant bit of the OP code and the least significant but of the address or data is not considered. However, if such bit transitions were considered, then values indicated in the table would be different. For instance, the first OP code 00h may have up to two bit transitions depending on whether the least significant bit of the ID number and most significant bit of the following data/address are ‘1’. It is assumed that such preceding/following transitions are random. - In Table 2, some of the OP codes have four bit transitions, while others have only two bit transitions. The first OP code 00h has zero transitions. The OP codes that involve fewer transitions are preferred because power savings can be realized with fewer bit transitions. Therefore an OP code set can be designed to include OP codes having fewer transitions. An example OP code set may for example consist of 00h, 01h, 02h, 03h, 04h, 06h, 07h, 08h, 0Ch, 0Eh, and 0Fh. Other OP code sets are possible. In addition, OP codes can be assigned on the basis of the statistical likelihood of their occurring. The most frequently used operations can be associated with OP codes having fewer transitions, while the least frequently used operations can be associated with OP codes having more transitions.
- In the embodiments described above, the device elements and circuits are connected to each other as shown in the Figures, for the sake of simplicity. In practical applications of the present invention, elements, circuits, etc. may be connected directly to each other. As well, elements, circuits etc. may be connected indirectly to each other through other elements, circuits, etc., necessary for operation of the devices or apparatus. Thus, in actual arrangement of devices and apparatus, the elements and circuits are directly or indirectly coupled with or connected to each other.
- The above-described embodiments of the present invention are intended to be examples only. Alterations, modifications and variations may be effected to the particular embodiments by those of skill in the art without departing from the scope of the invention, which is defined solely by the claims appended hereto.
Claims (25)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/018,272 US20080201588A1 (en) | 2007-02-16 | 2008-01-23 | Semiconductor device and method for reducing power consumption in a system having interconnected devices |
TW097103130A TW200845026A (en) | 2007-02-16 | 2008-01-28 | Semiconductor device and method for reducing power consumption in a system having interconnected devices |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US90200307P | 2007-02-16 | 2007-02-16 | |
US89110807P | 2007-02-22 | 2007-02-22 | |
US94344207P | 2007-06-12 | 2007-06-12 | |
US12/018,272 US20080201588A1 (en) | 2007-02-16 | 2008-01-23 | Semiconductor device and method for reducing power consumption in a system having interconnected devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080201588A1 true US20080201588A1 (en) | 2008-08-21 |
Family
ID=39689580
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/018,272 Abandoned US20080201588A1 (en) | 2007-02-16 | 2008-01-23 | Semiconductor device and method for reducing power consumption in a system having interconnected devices |
US12/025,866 Expired - Fee Related US7751272B2 (en) | 2007-02-16 | 2008-02-05 | Semiconductor device and method for selection and de-selection of memory devices interconnected in series |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/025,866 Expired - Fee Related US7751272B2 (en) | 2007-02-16 | 2008-02-05 | Semiconductor device and method for selection and de-selection of memory devices interconnected in series |
Country Status (6)
Country | Link |
---|---|
US (2) | US20080201588A1 (en) |
EP (1) | EP2109862A4 (en) |
JP (2) | JP5385156B2 (en) |
KR (2) | KR101494065B1 (en) |
TW (2) | TW200845026A (en) |
WO (2) | WO2008098342A1 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090164830A1 (en) * | 2007-12-21 | 2009-06-25 | Hakjune Oh | Non-volatile semiconductor memory device with power saving feature |
US20090259873A1 (en) * | 2007-12-21 | 2009-10-15 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
US20100011174A1 (en) * | 2008-07-08 | 2010-01-14 | Mosaid Technologies Incorporated | Mixed data rates in memory devices and systems |
US20100083027A1 (en) * | 2008-09-30 | 2010-04-01 | Mosaid Technologies Incorporated | Serial-connected memory system with output delay adjustment |
US20100083028A1 (en) * | 2008-09-30 | 2010-04-01 | Mosaid Technologies Incorporated | Serial-connected memory system with duty cycle correction |
WO2010051623A1 (en) | 2008-11-04 | 2010-05-14 | Mosaid Technologies Incorporated | A bridging device having a configurable virtual page size |
US20100327923A1 (en) * | 2009-06-29 | 2010-12-30 | Mosaid Technologies Incorporated | Bridging device having a frequency configurable clock domain |
DE112009002444T5 (en) | 2008-10-14 | 2012-01-19 | Mosaid Technologies Inc. | A composite memory having a bridging device for connecting discrete memory devices to a system |
US20160077990A1 (en) * | 2014-09-17 | 2016-03-17 | Kabushiki Kaisha Toshiba | Bus interface circuit |
US20160116939A1 (en) * | 2011-02-25 | 2016-04-28 | Samsung Electronics Co., Ltd. | Memory system and method of controlling same |
CN107870884A (en) * | 2016-09-27 | 2018-04-03 | 株式会社村田制作所 | Data transmission devices and radio communication circuit |
US20180260358A1 (en) * | 2017-01-26 | 2018-09-13 | Skyworks Solutions, Inc. | Low noise serial interfaces with gated clock |
US10572413B2 (en) | 2016-09-27 | 2020-02-25 | Samsung Electronics Co., Ltd. | Electronic device providing bypass path to indirectly connected storage device among serially connected storage devices, storage device included therein, computing system including the same, and method of communicating therewith |
US11231877B2 (en) | 2019-10-29 | 2022-01-25 | Yadro International Ltd. | Method of and data storage system for executing disk operations |
US11269523B2 (en) * | 2019-10-29 | 2022-03-08 | Yadro International Ltd. | Data storage system power management |
US11822818B2 (en) | 2021-01-11 | 2023-11-21 | Sigmastar Technology Ltd. | Memory device, image processing chip, and memory control method |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110264851A1 (en) * | 2006-12-07 | 2011-10-27 | Tae-Keun Jeon | Memory system and data transmitting method thereof |
US7609562B2 (en) * | 2007-01-31 | 2009-10-27 | Intel Corporation | Configurable device ID in non-volatile memory |
KR101494065B1 (en) | 2007-02-16 | 2015-02-23 | 컨버전트 인텔렉츄얼 프로퍼티 매니지먼트 인코포레이티드 | Semiconductor device and method for reducing power consumption in a system having interconnected devices |
WO2008101316A1 (en) | 2007-02-22 | 2008-08-28 | Mosaid Technologies Incorporated | Apparatus and method for using a page buffer of a memory device as a temporary cache |
US8086785B2 (en) | 2007-02-22 | 2011-12-27 | Mosaid Technologies Incorporated | System and method of page buffer operation for memory devices |
US8781053B2 (en) * | 2007-12-14 | 2014-07-15 | Conversant Intellectual Property Management Incorporated | Clock reproducing and timing method in a system having a plurality of devices |
US8467486B2 (en) | 2007-12-14 | 2013-06-18 | Mosaid Technologies Incorporated | Memory controller with flexible data alignment to clock |
US8134852B2 (en) | 2008-10-14 | 2012-03-13 | Mosaid Technologies Incorporated | Bridge device architecture for connecting discrete memory devices to a system |
KR100972555B1 (en) * | 2008-11-04 | 2010-07-28 | 주식회사 하이닉스반도체 | Circuit and method for outputing data |
US8521980B2 (en) | 2009-07-16 | 2013-08-27 | Mosaid Technologies Incorporated | Simultaneous read and write data transfer |
US8463959B2 (en) * | 2010-05-31 | 2013-06-11 | Mosaid Technologies Incorporated | High-speed interface for daisy-chained devices |
US8825967B2 (en) | 2011-12-08 | 2014-09-02 | Conversant Intellectual Property Management Inc. | Independent write and read control in serially-connected devices |
US20140293705A1 (en) * | 2013-03-26 | 2014-10-02 | Conversant Intellecual Property Management Inc. | Asynchronous bridge chip |
US9501222B2 (en) * | 2014-05-09 | 2016-11-22 | Micron Technology, Inc. | Protection zones in virtualized physical addresses for reconfigurable memory systems using a memory abstraction |
US9281049B1 (en) * | 2014-10-28 | 2016-03-08 | Xilinx, Inc. | Read clock forwarding for multiple source-synchronous memory interfaces |
KR102300890B1 (en) * | 2015-06-17 | 2021-09-13 | 에스케이하이닉스 주식회사 | Semiconductor device and operating method thereof |
JP6122926B2 (en) * | 2015-10-01 | 2017-04-26 | 株式会社イシダ | Foreign matter inspection device |
US10216685B1 (en) * | 2017-07-19 | 2019-02-26 | Agiga Tech Inc. | Memory modules with nonvolatile storage and rapid, sustained transfer rates |
US10979054B1 (en) * | 2020-01-14 | 2021-04-13 | Nuvotonn Technology Corporation | Coupling of combinational logic circuits for protection against side-channel attacks |
TWI768633B (en) * | 2020-12-31 | 2022-06-21 | 大陸商星宸科技股份有限公司 | Memory device, image processing chip, and memory control method |
Citations (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4174536A (en) * | 1977-01-21 | 1979-11-13 | Massachusetts Institute Of Technology | Digital communications controller with firmware control |
US4617566A (en) * | 1983-12-15 | 1986-10-14 | Teleplex Corporation | Addressable-port, daisy chain telemetry system with self-test capability |
US4733376A (en) * | 1984-10-17 | 1988-03-22 | Fujitsu Limited | Semiconductor memory device having serial data input circuit and serial data output circuit |
US4796231A (en) * | 1985-01-22 | 1989-01-03 | Texas Instruments Incorporated | Serial accessed semiconductor memory with reconfigurable shift registers |
US4899316A (en) * | 1985-12-26 | 1990-02-06 | Nec Corporation | Semiconductor memory device having serial writing scheme |
US4908793A (en) * | 1986-10-17 | 1990-03-13 | Hitachi, Ltd. | Storage apparatus including a semiconductor memory and a disk drive |
US4998069A (en) * | 1989-03-31 | 1991-03-05 | Tandem Computers Incorporated | Loopback tester for testing field replaceable units |
US5027428A (en) * | 1988-09-07 | 1991-06-25 | Sanyo Electric Co. Ltd. | Power saving arrangement and power saving method |
US5038299A (en) * | 1986-10-30 | 1991-08-06 | Tokyo Electric Co., Ltd. | Serial/parallel transfer apparatus |
US5109361A (en) * | 1989-11-30 | 1992-04-28 | Samsung Electronics Co., Ltd. | Electrically page erasable and programmable read only memory |
US5126808A (en) * | 1989-10-23 | 1992-06-30 | Advanced Micro Devices, Inc. | Flash EEPROM array with paged erase architecture |
US5132635A (en) * | 1991-03-05 | 1992-07-21 | Ast Research, Inc. | Serial testing of removable circuit boards on a backplane bus |
US5136292A (en) * | 1989-03-15 | 1992-08-04 | Oki Electric Industry Co., Ltd. | Serial data receiving circuit for serial to parallel conversion |
US5175819A (en) * | 1990-03-28 | 1992-12-29 | Integrated Device Technology, Inc. | Cascadable parallel to serial converter using tap shift registers and data shift registers while receiving input data from FIFO buffer |
US5204669A (en) * | 1990-08-30 | 1993-04-20 | Datacard Corporation | Automatic station identification where function modules automatically initialize |
US5243703A (en) * | 1990-04-18 | 1993-09-07 | Rambus, Inc. | Apparatus for synchronously generating clock signals in a data processing system |
US5249270A (en) * | 1991-03-29 | 1993-09-28 | Echelon Corporation | Development system protocol |
US5280539A (en) * | 1992-01-15 | 1994-01-18 | Samsung Electronics Co., Ltd. | Synchronous circuit for serial input signal |
US5299162A (en) * | 1992-02-21 | 1994-03-29 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory device and an optimizing programming method thereof |
US5319598A (en) * | 1990-12-10 | 1994-06-07 | Hughes Aircraft Company | Nonvolatile serially programmable devices |
US5363342A (en) * | 1988-04-28 | 1994-11-08 | Litton Systems, Inc. | High performance extended fiber optic hydrophone |
US5365484A (en) * | 1993-08-23 | 1994-11-15 | Advanced Micro Devices, Inc. | Independent array grounds for flash EEPROM array with paged erase architechture |
US5404460A (en) * | 1994-01-28 | 1995-04-04 | Vlsi Technology, Inc. | Method for configuring multiple identical serial I/O devices to unique addresses through a serial bus |
US5430859A (en) * | 1991-07-26 | 1995-07-04 | Sundisk Corporation | Solid state memory system including plural memory chips and a serialized bus |
US5437018A (en) * | 1989-04-25 | 1995-07-25 | Seiko Epson Corporation | Emulation of semiconductor and magnetic auxiliary storage devices with semiconductor memory |
US5440694A (en) * | 1992-03-26 | 1995-08-08 | Nec Corporation | Interface circuit for allowing receiving serial data input after receiving serial input suspension signal |
US5452259A (en) * | 1993-11-15 | 1995-09-19 | Micron Technology Inc. | Multiport memory with pipelined serial input |
US5473577A (en) * | 1993-03-20 | 1995-12-05 | Hitachi, Ltd. | Serial memory |
US5473566A (en) * | 1994-09-12 | 1995-12-05 | Cirrus Logic, Inc. | Memory architecture and devices, systems and methods utilizing the same |
US5473563A (en) * | 1993-01-13 | 1995-12-05 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory |
US5475854A (en) * | 1994-01-28 | 1995-12-12 | Vlsi Technology, Inc. | Serial bus I/O system and method for serializing interrupt requests and DMA requests in a computer system |
US5526311A (en) * | 1993-12-30 | 1996-06-11 | Intel Corporation | Method and circuitry for enabling and permanently disabling test mode access in a flash memory device |
US5535336A (en) * | 1990-09-19 | 1996-07-09 | Intel Corporation | Apparatus and method for enabling a network interface to dynamically assign an address to a connected computer and to establish a virtual circuit with another network interface |
US5535357A (en) * | 1993-03-15 | 1996-07-09 | M-Systems Flash Disk Pioneers Ltd. | Flash memory system providing both BIOS and user storage capability |
US5579272A (en) * | 1995-03-15 | 1996-11-26 | Fujitsu Limited | Semiconductor memory device with data compression test function and its testing method |
US5596724A (en) * | 1994-02-04 | 1997-01-21 | Advanced Micro Devices | Input/output data port with a parallel and serial interface |
US5602780A (en) * | 1993-10-20 | 1997-02-11 | Texas Instruments Incorporated | Serial to parallel and parallel to serial architecture for a RAM based FIFO memory |
US5636342A (en) * | 1995-02-17 | 1997-06-03 | Dell Usa, L.P. | Systems and method for assigning unique addresses to agents on a system management bus |
US5671178A (en) * | 1995-02-04 | 1997-09-23 | Samsung Electronics Co., Ltd. | Erase verifying circuit for a nonvolatile semiconductor memory with column redundancy |
US5671146A (en) * | 1993-12-21 | 1997-09-23 | Francotyp-Postalia Gmbh | Method for improving the security of postage meter machines |
US5682496A (en) * | 1995-02-10 | 1997-10-28 | Micron Quantum Devices, Inc. | Filtered serial event controlled command port for memory |
US5721840A (en) * | 1993-09-20 | 1998-02-24 | Olympus Optical Co., Ltd. | Information processing apparatus incorporating automatic SCSI ID generation |
US5729683A (en) * | 1995-05-18 | 1998-03-17 | Compaq Computer Corporation | Programming memory devices through the parallel port of a computer system |
US5732018A (en) * | 1995-10-30 | 1998-03-24 | Samsung Electronics Co., Ltd. | Self-contained reprogramming nonvolatile integrated circuit memory devices and methods |
US5740379A (en) * | 1994-08-19 | 1998-04-14 | Siemens Aktiengesellschaft | Method for generating unique addresses for electrical devices from input bit patterns being verifiable for admissibility |
US5761146A (en) * | 1995-12-28 | 1998-06-02 | Samsung Electronics Co., Ltd. | Data in/out channel control circuit of semiconductor memory device having multi-bank structure |
US5768173A (en) * | 1995-11-11 | 1998-06-16 | Samsung Electronics Co., Ltd. | Memory modules, circuit substrates and methods of fabrication therefor using partially defective memory devices |
US5771199A (en) * | 1995-12-29 | 1998-06-23 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having improved dual memory bank control capability and methods of operating same |
US5777488A (en) * | 1996-04-19 | 1998-07-07 | Seeq Technology, Inc. | Integrated circuit I/O node useable for configuration input at reset and normal output at other times |
US5778418A (en) * | 1991-09-27 | 1998-07-07 | Sandisk Corporation | Mass computer storage system having both solid state and rotating disk types of memory |
US5778419A (en) * | 1995-08-16 | 1998-07-07 | Microunity Systems Engineering, Inc. | DRAM with high bandwidth interface that uses packets and arbitration |
US5802399A (en) * | 1995-09-22 | 1998-09-01 | Sharp Kabushiki Kaisha | Data transfer control unit for reducing memory requirements in an information processor by converting bit width of data being transferred between memory and processing parts |
US5802006A (en) * | 1996-02-21 | 1998-09-01 | Nec Corporation | Semiconductor memory of multiple-bank structure having block write function |
US5818785A (en) * | 1995-12-20 | 1998-10-06 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a plurality of banks |
US5828899A (en) * | 1996-01-04 | 1998-10-27 | Compaq Computer Corporation | System for peripheral devices recursively generating unique addresses based on the number of devices connected dependent upon the relative position to the port |
US5835935A (en) * | 1995-09-13 | 1998-11-10 | Lexar Media, Inc. | Method of and architecture for controlling system data with automatic wear leveling in a semiconductor non-volatile mass storage memory |
US5860083A (en) * | 1996-11-26 | 1999-01-12 | Kabushiki Kaisha Toshiba | Data storage system having flash memory and disk drive |
US5859809A (en) * | 1996-12-31 | 1999-01-12 | Hyundai Electronics Industries Co., Ltd. | Semiconductor device of daisy chain structure having independent refresh apparatus |
US5862154A (en) * | 1997-01-03 | 1999-01-19 | Micron Technology, Inc. | Variable bit width cache memory architecture |
US5872994A (en) * | 1995-11-10 | 1999-02-16 | Nec Corporation | Flash memory incorporating microcomputer having on-board writing function |
US5896400A (en) * | 1995-07-28 | 1999-04-20 | Micron Technology, Inc. | Memory circuit with switch for selectively connecting an input/output pad directly to a nonvolatile memory cell |
US5900021A (en) * | 1997-04-04 | 1999-05-04 | United Memories, Inc. | Pad input select circuit for use with bond options |
US5913928A (en) * | 1997-05-09 | 1999-06-22 | Micron Technology, Inc. | Data compression test mode independent of redundancy |
US5926422A (en) * | 1997-10-02 | 1999-07-20 | Texas Instruments Incorporated | Integrated circuit memory device having current-mode data compression test mode |
US5937425A (en) * | 1997-10-16 | 1999-08-10 | M-Systems Flash Disk Pioneers Ltd. | Flash file system optimized for page-mode flash technologies |
US5938750A (en) * | 1996-06-28 | 1999-08-17 | Intel Corporation | Method and apparatus for a memory card bus design |
US5941941A (en) * | 1996-10-11 | 1999-08-24 | Nec Corporation | Bit width controlling method |
US5941974A (en) * | 1996-11-29 | 1999-08-24 | Motorola, Inc. | Serial interface with register selection which uses clock counting, chip select pulsing, and no address bits |
US5959930A (en) * | 1997-08-22 | 1999-09-28 | Mitsubishi Denki Kabushiki Kaisha | Multi-bank synchronous semiconductor memory device |
US5982309A (en) * | 1998-01-09 | 1999-11-09 | Iowa State University Research Foundation, Inc. | Parallel-to-serial CMOS data converter with a selectable bit width mode D flip-flop M matrix |
US5995417A (en) * | 1998-10-20 | 1999-11-30 | Advanced Micro Devices, Inc. | Scheme for page erase and erase verify in a non-volatile memory array |
US5995405A (en) * | 1998-10-27 | 1999-11-30 | Micron Technology, Inc. | Memory module with flexible serial presence detect configuration |
US6002638A (en) * | 1998-01-20 | 1999-12-14 | Microchip Technology Incorporated | Memory device having a switchable clock output and method therefor |
US6049901A (en) * | 1997-09-16 | 2000-04-11 | Stock; Mary C. | Test system for integrated circuits using a single memory for both the parallel and scan modes of testing |
US6085290A (en) * | 1998-03-10 | 2000-07-04 | Nexabit Networks, Llc | Method of and apparatus for validating data read out of a multi port internally cached dynamic random access memory (AMPIC DRAM) |
US6091660A (en) * | 1997-10-02 | 2000-07-18 | Hitachi, Ltd. | Semiconductor integrated circuit device |
US6102963A (en) * | 1997-12-29 | 2000-08-15 | Vantis Corporation | Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting in-system reconfiguring of PLD's |
US6104937A (en) * | 1996-03-08 | 2000-08-15 | Nec Corporation | Power-saving method and circuit |
US6107658A (en) * | 1997-02-27 | 2000-08-22 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US6111787A (en) * | 1999-10-19 | 2000-08-29 | Advanced Micro Devices, Inc. | Address transistion detect timing architecture for a simultaneous operation flash memory device |
US6118705A (en) * | 1998-03-13 | 2000-09-12 | Atmel Corporation | Page mode erase in a flash memory array |
US6129572A (en) * | 1998-08-03 | 2000-10-10 | 3M Innovative Properties Company | Electrical connector with latch to retain IC card |
US6144576A (en) * | 1998-08-19 | 2000-11-07 | Intel Corporation | Method and apparatus for implementing a serial memory architecture |
US6263448B1 (en) * | 1997-10-10 | 2001-07-17 | Rambus Inc. | Power control system for synchronous memory device |
US20020089352A1 (en) * | 2001-01-11 | 2002-07-11 | International Business Machines Corporation | Method of reducing sub-threshold leakage in circuits during standby mode |
US20040148482A1 (en) * | 2003-01-13 | 2004-07-29 | Grundy Kevin P. | Memory chain |
US6799235B2 (en) * | 2002-01-02 | 2004-09-28 | Intel Corporation | Daisy chain latency reduction |
US20050166006A1 (en) * | 2003-05-13 | 2005-07-28 | Advanced Micro Devices, Inc. | System including a host connected serially in a chain to one or more memory modules that include a cache |
US20050268060A1 (en) * | 2004-05-28 | 2005-12-01 | Cronin Jeffrey J | Method and system for terminating write commands in a hub-based memory system |
US20070083701A1 (en) * | 2005-10-12 | 2007-04-12 | Sun Microsystems, Inc. | Power throttling in a memory system |
US20080126816A1 (en) * | 2006-11-27 | 2008-05-29 | Edoardo Prete | Apparatus and method for switching an apparatus to a power saving mode |
US20080155219A1 (en) * | 2006-12-20 | 2008-06-26 | Mosaid Technologies Incorporated | Id generation apparatus and method for serially interconnected devices |
US20090039927A1 (en) * | 2007-02-16 | 2009-02-12 | Mosaid Technologies Incorporated | Clock mode determination in a memory system |
US7523282B1 (en) * | 2005-10-27 | 2009-04-21 | Sun Microsystems, Inc. | Clock enable throttling for power savings in a memory subsystem |
Family Cites Families (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7190617B1 (en) * | 1989-04-13 | 2007-03-13 | Sandisk Corporation | Flash EEprom system |
US6230233B1 (en) * | 1991-09-13 | 2001-05-08 | Sandisk Corporation | Wear leveling techniques for flash EEPROM systems |
US5953284A (en) * | 1997-07-09 | 1999-09-14 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same |
US6182253B1 (en) * | 1997-07-16 | 2001-01-30 | Tanisys Technology, Inc. | Method and system for automatic synchronous memory identification |
GB2329792A (en) * | 1997-08-20 | 1999-03-31 | Nokia Telecommunications Oy | Identification signals enable a transceiver module to correctly configure itself to an attached functional module |
KR100240873B1 (en) * | 1997-08-26 | 2000-01-15 | 윤종용 | Serial interface unit having the same register for reception/transmission |
US6378018B1 (en) | 1997-10-10 | 2002-04-23 | Intel Corporation | Memory device and system including a low power interface |
US6148364A (en) * | 1997-12-30 | 2000-11-14 | Netlogic Microsystems, Inc. | Method and apparatus for cascading content addressable memory devices |
US6453365B1 (en) * | 1998-02-11 | 2002-09-17 | Globespanvirata, Inc. | Direct memory access controller having decode circuit for compact instruction format |
GB2339044B (en) * | 1998-03-02 | 2003-06-04 | Lexar Media Inc | Flash memory card with enhanced operating mode detection and user-friendly interfacing system |
JP4601737B2 (en) * | 1998-10-28 | 2010-12-22 | 株式会社東芝 | Memory embedded logic LSI |
JP2000149564A (en) * | 1998-10-30 | 2000-05-30 | Mitsubishi Electric Corp | Semiconductor memory device |
JP2000148674A (en) | 1998-11-09 | 2000-05-30 | Sharp Corp | Method for transmitting serial data |
US6304921B1 (en) * | 1998-12-07 | 2001-10-16 | Motorola Inc. | System for serial peripheral interface with embedded addressing circuit for providing portion of an address for peripheral devices |
KR100284742B1 (en) * | 1998-12-28 | 2001-04-02 | 윤종용 | Memory device with the minimum number of I / O sense amplifiers |
JP3853537B2 (en) * | 1999-04-30 | 2006-12-06 | 株式会社日立製作所 | Semiconductor memory file system |
JP3892655B2 (en) * | 1999-09-17 | 2007-03-14 | 株式会社東芝 | Semiconductor integrated circuit device |
US6680904B1 (en) * | 1999-12-27 | 2004-01-20 | Orckit Communications Ltd. | Bi-directional chaining of network access ports |
US7356639B2 (en) * | 2000-01-05 | 2008-04-08 | Rambus Inc. | Configurable width buffered module having a bypass circuit |
US20050160218A1 (en) * | 2004-01-20 | 2005-07-21 | Sun-Teck See | Highly integrated mass storage device with an intelligent flash controller |
US6442098B1 (en) * | 2000-02-08 | 2002-08-27 | Alliance Semiconductor | High performance multi-bank compact synchronous DRAM architecture |
AU2001243463A1 (en) | 2000-03-10 | 2001-09-24 | Arc International Plc | Memory interface and method of interfacing between functional entities |
US6816933B1 (en) * | 2000-05-17 | 2004-11-09 | Silicon Laboratories, Inc. | Serial device daisy chaining method and apparatus |
US6535948B1 (en) * | 2000-05-31 | 2003-03-18 | Agere Systems Inc. | Serial interface unit |
US6317350B1 (en) * | 2000-06-16 | 2001-11-13 | Netlogic Microsystems, Inc. | Hierarchical depth cascading of content addressable memory devices |
US6754807B1 (en) * | 2000-08-31 | 2004-06-22 | Stmicroelectronics, Inc. | System and method for managing vertical dependencies in a digital signal processor |
US6317352B1 (en) * | 2000-09-18 | 2001-11-13 | Intel Corporation | Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules |
US6853557B1 (en) * | 2000-09-20 | 2005-02-08 | Rambus, Inc. | Multi-channel memory architecture |
FR2816751A1 (en) * | 2000-11-15 | 2002-05-17 | St Microelectronics Sa | Flash memory erasable by page and method for data storaage, comprising array with counter and sectors, and circuits for reading page address and incrementing counter |
US20020161941A1 (en) * | 2001-04-30 | 2002-10-31 | Sony Corporation And Electronics, Inc | System and method for efficiently performing a data transfer operation |
US6732221B2 (en) * | 2001-06-01 | 2004-05-04 | M-Systems Flash Disk Pioneers Ltd | Wear leveling of static areas in flash memory |
US6996644B2 (en) * | 2001-06-06 | 2006-02-07 | Conexant Systems, Inc. | Apparatus and methods for initializing integrated circuit addresses |
KR100413762B1 (en) * | 2001-07-02 | 2003-12-31 | 삼성전자주식회사 | Semiconductor memory device having adjustable banks and method thereof |
US7102958B2 (en) * | 2001-07-20 | 2006-09-05 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices that support selective mode register set commands and related memory modules, memory controllers, and methods |
US6456528B1 (en) * | 2001-09-17 | 2002-09-24 | Sandisk Corporation | Selective operation of a multi-state non-volatile memory system in a binary mode |
US6717847B2 (en) * | 2001-09-17 | 2004-04-06 | Sandisk Corporation | Selective operation of a multi-state non-volatile memory system in a binary mode |
US6928501B2 (en) * | 2001-10-15 | 2005-08-09 | Silicon Laboratories, Inc. | Serial device daisy chaining method and apparatus |
US6807106B2 (en) * | 2001-12-14 | 2004-10-19 | Sandisk Corporation | Hybrid density memory card |
US6763426B1 (en) * | 2001-12-27 | 2004-07-13 | Cypress Semiconductor Corporation | Cascadable content addressable memory (CAM) device and architecture |
US6677804B2 (en) * | 2002-02-11 | 2004-01-13 | Micron Technology, Inc. | Dual bandgap voltage reference system and method for reducing current consumption during a standby mode of operation and for providing reference stability during an active mode of operation |
US6798711B2 (en) * | 2002-03-19 | 2004-09-28 | Micron Technology, Inc. | Memory with address management |
US7073022B2 (en) * | 2002-05-23 | 2006-07-04 | International Business Machines Corporation | Serial interface for a data storage array |
US7062601B2 (en) * | 2002-06-28 | 2006-06-13 | Mosaid Technologies Incorporated | Method and apparatus for interconnecting content addressable memory devices |
US6707747B2 (en) * | 2002-07-08 | 2004-03-16 | Micron Technology, Inc. | Dynamic input thresholds for semiconductor devices |
KR100499686B1 (en) * | 2002-07-23 | 2005-07-07 | 주식회사 디지털웨이 | Portable flash memory extended memory capacity |
CA2396632A1 (en) * | 2002-07-31 | 2004-01-31 | Mosaid Technologies Incorporated | Cam diamond cascade architecture |
KR20050059131A (en) * | 2002-08-28 | 2005-06-17 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | Method for reducing power consumption in a state retaining circuit, state retaining circuit and electronic device |
KR100487539B1 (en) * | 2002-09-02 | 2005-05-03 | 삼성전자주식회사 | Nonvolatile semiconductor memory device for connecting to serial advanced techonology attachement cable |
EP1424635B1 (en) * | 2002-11-28 | 2008-10-29 | STMicroelectronics S.r.l. | Non volatile memory device architecture, for instance a flash kind, having a serial communication interface |
KR100493884B1 (en) * | 2003-01-09 | 2005-06-10 | 삼성전자주식회사 | Control apparatus and method for xip(execution in place) in serial flash memory and flash memory chip using the same |
US20040199721A1 (en) * | 2003-03-12 | 2004-10-07 | Power Data Communication Co., Ltd. | Multi-transmission interface memory card |
JP4156986B2 (en) * | 2003-06-30 | 2008-09-24 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR100705221B1 (en) * | 2004-09-03 | 2007-04-06 | 에스티마이크로일렉트로닉스 엔.브이. | Flash memory device and method of erasing the flash memory cell using the same |
US6950325B1 (en) * | 2004-10-07 | 2005-09-27 | Winbond Electronics Corporation | Cascade-connected ROM |
CA2597692A1 (en) * | 2005-04-21 | 2006-11-02 | Violin Memory, Inc. | Interconnection system |
US7339840B2 (en) * | 2005-05-13 | 2008-03-04 | Infineon Technologies Ag | Memory system and method of accessing memory chips of a memory system |
JP4989872B2 (en) * | 2005-10-13 | 2012-08-01 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device and arithmetic processing unit |
US7342816B2 (en) * | 2006-07-26 | 2008-03-11 | International Business Machines Corporation | Daisy chainable memory chip |
EP2074623A4 (en) | 2006-08-22 | 2010-01-06 | Mosaid Technologies Inc | Modular command structure for memory and memory system |
KR101494065B1 (en) | 2007-02-16 | 2015-02-23 | 컨버전트 인텔렉츄얼 프로퍼티 매니지먼트 인코포레이티드 | Semiconductor device and method for reducing power consumption in a system having interconnected devices |
-
2008
- 2008-01-23 KR KR1020127032035A patent/KR101494065B1/en not_active IP Right Cessation
- 2008-01-23 US US12/018,272 patent/US20080201588A1/en not_active Abandoned
- 2008-01-23 EP EP08706267A patent/EP2109862A4/en not_active Withdrawn
- 2008-01-23 KR KR1020097017876A patent/KR101494023B1/en not_active IP Right Cessation
- 2008-01-23 JP JP2009549341A patent/JP5385156B2/en not_active Expired - Fee Related
- 2008-01-23 WO PCT/CA2008/000120 patent/WO2008098342A1/en active Application Filing
- 2008-01-28 TW TW097103130A patent/TW200845026A/en unknown
- 2008-02-05 WO PCT/CA2008/000219 patent/WO2008098349A1/en active Application Filing
- 2008-02-05 US US12/025,866 patent/US7751272B2/en not_active Expired - Fee Related
- 2008-02-13 TW TW097105036A patent/TWI424314B/en not_active IP Right Cessation
-
2013
- 2013-10-02 JP JP2013207094A patent/JP2014041630A/en active Pending
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4174536A (en) * | 1977-01-21 | 1979-11-13 | Massachusetts Institute Of Technology | Digital communications controller with firmware control |
US4617566A (en) * | 1983-12-15 | 1986-10-14 | Teleplex Corporation | Addressable-port, daisy chain telemetry system with self-test capability |
US4733376A (en) * | 1984-10-17 | 1988-03-22 | Fujitsu Limited | Semiconductor memory device having serial data input circuit and serial data output circuit |
US4796231A (en) * | 1985-01-22 | 1989-01-03 | Texas Instruments Incorporated | Serial accessed semiconductor memory with reconfigurable shift registers |
US4899316A (en) * | 1985-12-26 | 1990-02-06 | Nec Corporation | Semiconductor memory device having serial writing scheme |
US4908793A (en) * | 1986-10-17 | 1990-03-13 | Hitachi, Ltd. | Storage apparatus including a semiconductor memory and a disk drive |
US5038299A (en) * | 1986-10-30 | 1991-08-06 | Tokyo Electric Co., Ltd. | Serial/parallel transfer apparatus |
US5363342A (en) * | 1988-04-28 | 1994-11-08 | Litton Systems, Inc. | High performance extended fiber optic hydrophone |
US5027428A (en) * | 1988-09-07 | 1991-06-25 | Sanyo Electric Co. Ltd. | Power saving arrangement and power saving method |
US5136292A (en) * | 1989-03-15 | 1992-08-04 | Oki Electric Industry Co., Ltd. | Serial data receiving circuit for serial to parallel conversion |
US4998069A (en) * | 1989-03-31 | 1991-03-05 | Tandem Computers Incorporated | Loopback tester for testing field replaceable units |
US5437018A (en) * | 1989-04-25 | 1995-07-25 | Seiko Epson Corporation | Emulation of semiconductor and magnetic auxiliary storage devices with semiconductor memory |
US5126808A (en) * | 1989-10-23 | 1992-06-30 | Advanced Micro Devices, Inc. | Flash EEPROM array with paged erase architecture |
US5109361A (en) * | 1989-11-30 | 1992-04-28 | Samsung Electronics Co., Ltd. | Electrically page erasable and programmable read only memory |
US5175819A (en) * | 1990-03-28 | 1992-12-29 | Integrated Device Technology, Inc. | Cascadable parallel to serial converter using tap shift registers and data shift registers while receiving input data from FIFO buffer |
US5243703A (en) * | 1990-04-18 | 1993-09-07 | Rambus, Inc. | Apparatus for synchronously generating clock signals in a data processing system |
US5204669A (en) * | 1990-08-30 | 1993-04-20 | Datacard Corporation | Automatic station identification where function modules automatically initialize |
US5535336A (en) * | 1990-09-19 | 1996-07-09 | Intel Corporation | Apparatus and method for enabling a network interface to dynamically assign an address to a connected computer and to establish a virtual circuit with another network interface |
US5319598A (en) * | 1990-12-10 | 1994-06-07 | Hughes Aircraft Company | Nonvolatile serially programmable devices |
US5132635A (en) * | 1991-03-05 | 1992-07-21 | Ast Research, Inc. | Serial testing of removable circuit boards on a backplane bus |
US5249270A (en) * | 1991-03-29 | 1993-09-28 | Echelon Corporation | Development system protocol |
US6148363A (en) * | 1991-07-26 | 2000-11-14 | Sandisk Corporation | Device and method for controlling solid-state memory system |
US5806070A (en) * | 1991-07-26 | 1998-09-08 | Sandisk Corporation | Device and method for controlling solid-state memory system |
US5430859A (en) * | 1991-07-26 | 1995-07-04 | Sundisk Corporation | Solid state memory system including plural memory chips and a serialized bus |
US5778418A (en) * | 1991-09-27 | 1998-07-07 | Sandisk Corporation | Mass computer storage system having both solid state and rotating disk types of memory |
US5280539A (en) * | 1992-01-15 | 1994-01-18 | Samsung Electronics Co., Ltd. | Synchronous circuit for serial input signal |
US5299162A (en) * | 1992-02-21 | 1994-03-29 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory device and an optimizing programming method thereof |
US5440694A (en) * | 1992-03-26 | 1995-08-08 | Nec Corporation | Interface circuit for allowing receiving serial data input after receiving serial input suspension signal |
US5546341A (en) * | 1993-01-13 | 1996-08-13 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory |
US5473563A (en) * | 1993-01-13 | 1995-12-05 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory |
US5541879A (en) * | 1993-01-13 | 1996-07-30 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory having program verifying circuit |
US5535357A (en) * | 1993-03-15 | 1996-07-09 | M-Systems Flash Disk Pioneers Ltd. | Flash memory system providing both BIOS and user storage capability |
US5473577A (en) * | 1993-03-20 | 1995-12-05 | Hitachi, Ltd. | Serial memory |
US5365484A (en) * | 1993-08-23 | 1994-11-15 | Advanced Micro Devices, Inc. | Independent array grounds for flash EEPROM array with paged erase architechture |
US5721840A (en) * | 1993-09-20 | 1998-02-24 | Olympus Optical Co., Ltd. | Information processing apparatus incorporating automatic SCSI ID generation |
US5602780A (en) * | 1993-10-20 | 1997-02-11 | Texas Instruments Incorporated | Serial to parallel and parallel to serial architecture for a RAM based FIFO memory |
US5452259A (en) * | 1993-11-15 | 1995-09-19 | Micron Technology Inc. | Multiport memory with pipelined serial input |
US5671146A (en) * | 1993-12-21 | 1997-09-23 | Francotyp-Postalia Gmbh | Method for improving the security of postage meter machines |
US5526311A (en) * | 1993-12-30 | 1996-06-11 | Intel Corporation | Method and circuitry for enabling and permanently disabling test mode access in a flash memory device |
US5404460A (en) * | 1994-01-28 | 1995-04-04 | Vlsi Technology, Inc. | Method for configuring multiple identical serial I/O devices to unique addresses through a serial bus |
US5475854A (en) * | 1994-01-28 | 1995-12-12 | Vlsi Technology, Inc. | Serial bus I/O system and method for serializing interrupt requests and DMA requests in a computer system |
US5596724A (en) * | 1994-02-04 | 1997-01-21 | Advanced Micro Devices | Input/output data port with a parallel and serial interface |
US5740379A (en) * | 1994-08-19 | 1998-04-14 | Siemens Aktiengesellschaft | Method for generating unique addresses for electrical devices from input bit patterns being verifiable for admissibility |
US5473566A (en) * | 1994-09-12 | 1995-12-05 | Cirrus Logic, Inc. | Memory architecture and devices, systems and methods utilizing the same |
US5671178A (en) * | 1995-02-04 | 1997-09-23 | Samsung Electronics Co., Ltd. | Erase verifying circuit for a nonvolatile semiconductor memory with column redundancy |
US5682496A (en) * | 1995-02-10 | 1997-10-28 | Micron Quantum Devices, Inc. | Filtered serial event controlled command port for memory |
US5636342A (en) * | 1995-02-17 | 1997-06-03 | Dell Usa, L.P. | Systems and method for assigning unique addresses to agents on a system management bus |
US6009479A (en) * | 1995-02-17 | 1999-12-28 | Dell Usa, L.P. | System and method for assigning unique addresses to agents on a system management bus |
US5579272A (en) * | 1995-03-15 | 1996-11-26 | Fujitsu Limited | Semiconductor memory device with data compression test function and its testing method |
US5729683A (en) * | 1995-05-18 | 1998-03-17 | Compaq Computer Corporation | Programming memory devices through the parallel port of a computer system |
US5896400A (en) * | 1995-07-28 | 1999-04-20 | Micron Technology, Inc. | Memory circuit with switch for selectively connecting an input/output pad directly to a nonvolatile memory cell |
US5778419A (en) * | 1995-08-16 | 1998-07-07 | Microunity Systems Engineering, Inc. | DRAM with high bandwidth interface that uses packets and arbitration |
US5835935A (en) * | 1995-09-13 | 1998-11-10 | Lexar Media, Inc. | Method of and architecture for controlling system data with automatic wear leveling in a semiconductor non-volatile mass storage memory |
US5802399A (en) * | 1995-09-22 | 1998-09-01 | Sharp Kabushiki Kaisha | Data transfer control unit for reducing memory requirements in an information processor by converting bit width of data being transferred between memory and processing parts |
US5732018A (en) * | 1995-10-30 | 1998-03-24 | Samsung Electronics Co., Ltd. | Self-contained reprogramming nonvolatile integrated circuit memory devices and methods |
US5872994A (en) * | 1995-11-10 | 1999-02-16 | Nec Corporation | Flash memory incorporating microcomputer having on-board writing function |
US5768173A (en) * | 1995-11-11 | 1998-06-16 | Samsung Electronics Co., Ltd. | Memory modules, circuit substrates and methods of fabrication therefor using partially defective memory devices |
US5818785A (en) * | 1995-12-20 | 1998-10-06 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a plurality of banks |
US5761146A (en) * | 1995-12-28 | 1998-06-02 | Samsung Electronics Co., Ltd. | Data in/out channel control circuit of semiconductor memory device having multi-bank structure |
US5771199A (en) * | 1995-12-29 | 1998-06-23 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having improved dual memory bank control capability and methods of operating same |
US5828899A (en) * | 1996-01-04 | 1998-10-27 | Compaq Computer Corporation | System for peripheral devices recursively generating unique addresses based on the number of devices connected dependent upon the relative position to the port |
US5802006A (en) * | 1996-02-21 | 1998-09-01 | Nec Corporation | Semiconductor memory of multiple-bank structure having block write function |
US6104937A (en) * | 1996-03-08 | 2000-08-15 | Nec Corporation | Power-saving method and circuit |
US5777488A (en) * | 1996-04-19 | 1998-07-07 | Seeq Technology, Inc. | Integrated circuit I/O node useable for configuration input at reset and normal output at other times |
US5938750A (en) * | 1996-06-28 | 1999-08-17 | Intel Corporation | Method and apparatus for a memory card bus design |
US5941941A (en) * | 1996-10-11 | 1999-08-24 | Nec Corporation | Bit width controlling method |
US5860083A (en) * | 1996-11-26 | 1999-01-12 | Kabushiki Kaisha Toshiba | Data storage system having flash memory and disk drive |
US5941974A (en) * | 1996-11-29 | 1999-08-24 | Motorola, Inc. | Serial interface with register selection which uses clock counting, chip select pulsing, and no address bits |
US5859809A (en) * | 1996-12-31 | 1999-01-12 | Hyundai Electronics Industries Co., Ltd. | Semiconductor device of daisy chain structure having independent refresh apparatus |
US5862154A (en) * | 1997-01-03 | 1999-01-19 | Micron Technology, Inc. | Variable bit width cache memory architecture |
US6107658A (en) * | 1997-02-27 | 2000-08-22 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US5900021A (en) * | 1997-04-04 | 1999-05-04 | United Memories, Inc. | Pad input select circuit for use with bond options |
US5913928A (en) * | 1997-05-09 | 1999-06-22 | Micron Technology, Inc. | Data compression test mode independent of redundancy |
US5959930A (en) * | 1997-08-22 | 1999-09-28 | Mitsubishi Denki Kabushiki Kaisha | Multi-bank synchronous semiconductor memory device |
US6049901A (en) * | 1997-09-16 | 2000-04-11 | Stock; Mary C. | Test system for integrated circuits using a single memory for both the parallel and scan modes of testing |
US6091660A (en) * | 1997-10-02 | 2000-07-18 | Hitachi, Ltd. | Semiconductor integrated circuit device |
US5926422A (en) * | 1997-10-02 | 1999-07-20 | Texas Instruments Incorporated | Integrated circuit memory device having current-mode data compression test mode |
US6263448B1 (en) * | 1997-10-10 | 2001-07-17 | Rambus Inc. | Power control system for synchronous memory device |
US5937425A (en) * | 1997-10-16 | 1999-08-10 | M-Systems Flash Disk Pioneers Ltd. | Flash file system optimized for page-mode flash technologies |
US6102963A (en) * | 1997-12-29 | 2000-08-15 | Vantis Corporation | Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting in-system reconfiguring of PLD's |
US5982309A (en) * | 1998-01-09 | 1999-11-09 | Iowa State University Research Foundation, Inc. | Parallel-to-serial CMOS data converter with a selectable bit width mode D flip-flop M matrix |
US6002638A (en) * | 1998-01-20 | 1999-12-14 | Microchip Technology Incorporated | Memory device having a switchable clock output and method therefor |
US6085290A (en) * | 1998-03-10 | 2000-07-04 | Nexabit Networks, Llc | Method of and apparatus for validating data read out of a multi port internally cached dynamic random access memory (AMPIC DRAM) |
US6118705A (en) * | 1998-03-13 | 2000-09-12 | Atmel Corporation | Page mode erase in a flash memory array |
US6129572A (en) * | 1998-08-03 | 2000-10-10 | 3M Innovative Properties Company | Electrical connector with latch to retain IC card |
US6144576A (en) * | 1998-08-19 | 2000-11-07 | Intel Corporation | Method and apparatus for implementing a serial memory architecture |
US5995417A (en) * | 1998-10-20 | 1999-11-30 | Advanced Micro Devices, Inc. | Scheme for page erase and erase verify in a non-volatile memory array |
US5995405A (en) * | 1998-10-27 | 1999-11-30 | Micron Technology, Inc. | Memory module with flexible serial presence detect configuration |
US6111787A (en) * | 1999-10-19 | 2000-08-29 | Advanced Micro Devices, Inc. | Address transistion detect timing architecture for a simultaneous operation flash memory device |
US20020089352A1 (en) * | 2001-01-11 | 2002-07-11 | International Business Machines Corporation | Method of reducing sub-threshold leakage in circuits during standby mode |
US6799235B2 (en) * | 2002-01-02 | 2004-09-28 | Intel Corporation | Daisy chain latency reduction |
US20040148482A1 (en) * | 2003-01-13 | 2004-07-29 | Grundy Kevin P. | Memory chain |
US20050166006A1 (en) * | 2003-05-13 | 2005-07-28 | Advanced Micro Devices, Inc. | System including a host connected serially in a chain to one or more memory modules that include a cache |
US20050268060A1 (en) * | 2004-05-28 | 2005-12-01 | Cronin Jeffrey J | Method and system for terminating write commands in a hub-based memory system |
US20070083701A1 (en) * | 2005-10-12 | 2007-04-12 | Sun Microsystems, Inc. | Power throttling in a memory system |
US7523282B1 (en) * | 2005-10-27 | 2009-04-21 | Sun Microsystems, Inc. | Clock enable throttling for power savings in a memory subsystem |
US20080126816A1 (en) * | 2006-11-27 | 2008-05-29 | Edoardo Prete | Apparatus and method for switching an apparatus to a power saving mode |
US20080155219A1 (en) * | 2006-12-20 | 2008-06-26 | Mosaid Technologies Incorporated | Id generation apparatus and method for serially interconnected devices |
US20090039927A1 (en) * | 2007-02-16 | 2009-02-12 | Mosaid Technologies Incorporated | Clock mode determination in a memory system |
Non-Patent Citations (1)
Title |
---|
Joseph Kennedy et al. "A 3.6-Gb/s Point-to-Point Heterogeneous-Voltage-Capable DRAM Interface for Capacity-Scalable Memory Subsystems." Jan. 2005. IEEE. IEEE Journal of Solid-State Circuits. Vol. 40. Pp 233-244. * |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8145925B2 (en) | 2007-12-21 | 2012-03-27 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
US20090259873A1 (en) * | 2007-12-21 | 2009-10-15 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
US8359485B2 (en) | 2007-12-21 | 2013-01-22 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
US8291248B2 (en) | 2007-12-21 | 2012-10-16 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
US20090164830A1 (en) * | 2007-12-21 | 2009-06-25 | Hakjune Oh | Non-volatile semiconductor memory device with power saving feature |
US9213389B2 (en) | 2007-12-21 | 2015-12-15 | Conversant Intellectual Property Management Inc. | Non-volatile semiconductor memory device with power-saving feature |
US8139390B2 (en) | 2008-07-08 | 2012-03-20 | Mosaid Technologies Incorporated | Mixed data rates in memory devices and systems |
US20100011174A1 (en) * | 2008-07-08 | 2010-01-14 | Mosaid Technologies Incorporated | Mixed data rates in memory devices and systems |
US8161313B2 (en) | 2008-09-30 | 2012-04-17 | Mosaid Technologies Incorporated | Serial-connected memory system with duty cycle correction |
US20100083028A1 (en) * | 2008-09-30 | 2010-04-01 | Mosaid Technologies Incorporated | Serial-connected memory system with duty cycle correction |
US8181056B2 (en) | 2008-09-30 | 2012-05-15 | Mosaid Technologies Incorporated | Serial-connected memory system with output delay adjustment |
US20100083027A1 (en) * | 2008-09-30 | 2010-04-01 | Mosaid Technologies Incorporated | Serial-connected memory system with output delay adjustment |
DE112009002444T5 (en) | 2008-10-14 | 2012-01-19 | Mosaid Technologies Inc. | A composite memory having a bridging device for connecting discrete memory devices to a system |
WO2010051623A1 (en) | 2008-11-04 | 2010-05-14 | Mosaid Technologies Incorporated | A bridging device having a configurable virtual page size |
DE112010002750T5 (en) | 2009-06-29 | 2013-01-31 | Mosaid Technologies Incorporated | Bridge device with a clock domain with configurable frequency |
US20100327923A1 (en) * | 2009-06-29 | 2010-12-30 | Mosaid Technologies Incorporated | Bridging device having a frequency configurable clock domain |
US8504789B2 (en) | 2009-06-29 | 2013-08-06 | Mosaid Technologies Incorporated | Bridging device having a frequency configurable clock domain |
US20160116939A1 (en) * | 2011-02-25 | 2016-04-28 | Samsung Electronics Co., Ltd. | Memory system and method of controlling same |
US9817434B2 (en) * | 2011-02-25 | 2017-11-14 | Samsung Electronics Co., Ltd. | Memory system controlling peak current generation for a plurality of memories by synchronizing internal clock of each memory with a processor clock at different times to avoid peak current generation period overlapping |
US9971717B2 (en) * | 2014-09-17 | 2018-05-15 | Kabushiki Kaisha Toshiba | Bus interface circuit |
US20160077990A1 (en) * | 2014-09-17 | 2016-03-17 | Kabushiki Kaisha Toshiba | Bus interface circuit |
US10095644B2 (en) * | 2016-09-27 | 2018-10-09 | Murata Manufacturing Co., Ltd. | Data transfer device and wireless communication circuit |
CN107870884A (en) * | 2016-09-27 | 2018-04-03 | 株式会社村田制作所 | Data transmission devices and radio communication circuit |
US10572413B2 (en) | 2016-09-27 | 2020-02-25 | Samsung Electronics Co., Ltd. | Electronic device providing bypass path to indirectly connected storage device among serially connected storage devices, storage device included therein, computing system including the same, and method of communicating therewith |
US20180260358A1 (en) * | 2017-01-26 | 2018-09-13 | Skyworks Solutions, Inc. | Low noise serial interfaces with gated clock |
US10437774B2 (en) * | 2017-01-26 | 2019-10-08 | Skyworks Solutions, Inc. | Low noise serial interfaces with gated clock |
US10963418B2 (en) | 2017-01-26 | 2021-03-30 | Skyworks Solutions, Inc. | Low noise serial interfaces with gated clock |
US11314685B2 (en) | 2017-01-26 | 2022-04-26 | Skyworks Solutions, Inc. | Low noise serial interfaces with gated clock |
US11231877B2 (en) | 2019-10-29 | 2022-01-25 | Yadro International Ltd. | Method of and data storage system for executing disk operations |
US11269523B2 (en) * | 2019-10-29 | 2022-03-08 | Yadro International Ltd. | Data storage system power management |
US11822818B2 (en) | 2021-01-11 | 2023-11-21 | Sigmastar Technology Ltd. | Memory device, image processing chip, and memory control method |
Also Published As
Publication number | Publication date |
---|---|
EP2109862A4 (en) | 2010-08-04 |
US7751272B2 (en) | 2010-07-06 |
TWI424314B (en) | 2014-01-21 |
JP5385156B2 (en) | 2014-01-08 |
JP2010518543A (en) | 2010-05-27 |
KR20090120471A (en) | 2009-11-24 |
KR101494065B1 (en) | 2015-02-23 |
TW200849007A (en) | 2008-12-16 |
KR101494023B1 (en) | 2015-02-16 |
JP2014041630A (en) | 2014-03-06 |
TW200845026A (en) | 2008-11-16 |
WO2008098342A1 (en) | 2008-08-21 |
WO2008098349A1 (en) | 2008-08-21 |
EP2109862A1 (en) | 2009-10-21 |
US20080198682A1 (en) | 2008-08-21 |
KR20130009865A (en) | 2013-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20080201588A1 (en) | Semiconductor device and method for reducing power consumption in a system having interconnected devices | |
US6381673B1 (en) | Method and apparatus for performing a read next highest priority match instruction in a content addressable memory device | |
US10056154B2 (en) | Apparatuses and methods for flexible fuse transmission | |
US6219748B1 (en) | Method and apparatus for implementing a learn instruction in a content addressable memory device | |
US6243280B1 (en) | Selective match line pre-charging in a partitioned content addressable memory array | |
US6678786B2 (en) | Timing execution of compare instructions in a synchronous content addressable memory | |
US7467251B2 (en) | Flash memory data storage apparatus | |
US8131913B2 (en) | Selective broadcasting of data in series connected devices | |
US7818538B2 (en) | Hashing and serial decoding techniques | |
JP2015165448A (en) | Clock mode determination of memory system | |
US7263023B2 (en) | Semiconductor memory device having memory architecture supporting hyper-threading operation in host system | |
JP3754593B2 (en) | Integrated circuit having memory cells for storing data bits and method for writing write data bits to memory cells in integrated circuits | |
EP0245055A2 (en) | Integrated electronic memory circuits | |
JP2779114B2 (en) | Associative memory | |
US6356509B1 (en) | System and method for efficiently implementing a double data rate memory architecture | |
US8081526B1 (en) | Serialized chip enables | |
US6885589B2 (en) | Synchronous up/down address generator for burst mode read | |
US5166660A (en) | Random access compare array | |
US7849255B2 (en) | Pseudo-bidimensional randomly accessible memory using monodimensional sequentially-accessiblle memory structure | |
KR20030080313A (en) | Synchronous semiconductor memory device using internal prefetch | |
US20230018420A1 (en) | Sram with fast, controlled peak current, power efficient array reset, and data corruption modes for secure applications | |
KR100902124B1 (en) | Test circuit for memory apparatus | |
WO1999059156A1 (en) | Method and apparatus for implementing a learn instruction in a content addressable memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PYEON, HONG BEOM;KIM, JIN-KI;OH, HAKJUNE;REEL/FRAME:020400/0241 Effective date: 20080123 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, JIN-KI, MR.;REEL/FRAME:021208/0418 Effective date: 20080623 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OH, HAKJUNE, MR.;REEL/FRAME:021286/0362 Effective date: 20080623 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PYEON, HONG-BOEM, MR.;REEL/FRAME:021323/0139 Effective date: 20080623 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: CHANGE OF ADDRESS OF ASSIGNEE;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:022542/0876 Effective date: 20090209 Owner name: MOSAID TECHNOLOGIES INCORPORATED,CANADA Free format text: CHANGE OF ADDRESS OF ASSIGNEE;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:022542/0876 Effective date: 20090209 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, CANADA Free format text: U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276 N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196 Effective date: 20111223 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638 Effective date: 20140101 |
|
AS | Assignment |
Owner name: CONVERSANT IP N.B. 276 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT IP N.B. 868 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 |
|
AS | Assignment |
Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 |