US20080180998A1 - Method of reading nand memory to compensate for coupling between storage elements - Google Patents
Method of reading nand memory to compensate for coupling between storage elements Download PDFInfo
- Publication number
- US20080180998A1 US20080180998A1 US12/061,545 US6154508A US2008180998A1 US 20080180998 A1 US20080180998 A1 US 20080180998A1 US 6154508 A US6154508 A US 6154508A US 2008180998 A1 US2008180998 A1 US 2008180998A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- bit
- reading
- adjacent
- word line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
- G11C16/3422—Circuits or methods to evaluate read or write disturbance in nonvolatile memory, without steps to mitigate the problem
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5642—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
Definitions
- This technology relates generally to a non-volatile memory and its operation, and, more specifically, to techniques for reducing the effects of data stored in one memory storage element upon data read from other storage elements.
- EEPROM Electrical Erasable Programmable Read Only Memory
- flash memory is among the most popular non-volatile semiconductor memories. They are used in cellular telephones, digital cameras, personal digital assistants, mobile computing devices, non-mobile computing devices, desktop computers and other devices.
- Typical EEPROMs and flash memories utilize a memory cell with a floating gate that is provided above and insulated from a channel region in a semiconductor substrate.
- the floating gate is positioned above and between source and drain regions.
- a control gate is provided over and insulated from the floating gate.
- the threshold voltage of the memory is controlled by the amount of charge that is retained on the floating gate. That is, the minimum amount of voltage that must be applied to the control gate before the memory cell is turned on to permit conduction between its source and drain is controlled by the level of charge on the floating gate.
- Some EEPROM and flash memory devices have a floating gate that is used to store two ranges of charges and, therefore, the memory cell can be programmed/erased between two states.
- the program voltage applied to the control gate is applied as a series of pulses. In the periods between the pulses, verify operations are carried out. Conduction represents an “on” state of the device corresponding to the flow of current across the channel of the device. An “off” state corresponds to no current flowing across the channel between the source and drain.
- a flash memory cell will conduct if the voltage being applied to the control gate is greater than the threshold voltage and the memory cell will not conduct if the voltage applied to the control gate is less than the threshold voltage.
- the cell By setting the threshold voltage of the cell to an appropriate value, the cell can be made to either conduct or not conduct current for a given set of applied voltages. Thus, by determining whether a cell conducts current at a given set of applied voltages, the state of the cell can be determined.
- Each memory cell can store data (analog or digital). When storing one bit of digital data, the range of possible threshold voltages of the memory cell is divided into two ranges which are assigned logical data “1” and “0.” In one example of a NAND type flash memory, the voltage threshold is negative after the memory cell is erased, and defined as logic “1.” The threshold voltage after a program operation is positive and defined as logic “0.” When the threshold voltage is negative and a read is attempted, the memory cell will turn on to indicate logic one is being stored. When the threshold voltage is positive and a read operation is attempted, the memory cell will not turn on, which indicates that logic zero is stored.
- a memory cell can also store multiple levels of information, for example, multiple bits of digital data.
- the range of possible threshold voltages is divided into the number of levels of data. For example, if four levels of information is stored, there will be four threshold voltage ranges assigned to the data values “11”, “10”, “01”, and “00.” In one example of a NAND type memory, the threshold voltage after an erase operation is negative and defined as “11”. Positive threshold voltages are used for the states of “10”, “01”, and “00.”
- the threshold levels of a floating gate transistor correspond to ranges of charge levels stored on their floating gates.
- the trend is to further increase the density of data storage of such memory arrays by storing more than one bit of data in each floating gate transistor. This is accomplished by defining more than two threshold levels as storage states for each floating gate transistor, four such states (2 bits of data per floating gate) now being included in commercial products. More storage states, such as 16 states per storage element, are contemplated.
- Each floating gate transistor has a certain total range (window) of threshold voltages in which it may practically be operated, and that range is divided into the number of states defined for it plus margins between the states to allow for them to be clearly differentiated from one another.
- a NOR array of one design has its memory cells connected between adjacent bit (column) lines and control gates connected to word (row) lines.
- the individual cells contain either one floating gate transistor, with or without a select transistor formed in series with it, or two floating gate transistors separated by a single select transistor. Examples of such arrays and their use in storage systems are given in the following U.S. patents and pending applications of SanDisk Corporation that are incorporated herein in their entirety by this reference: U.S. Pat. Nos.
- a NAND array of one design has a number of memory cells, such as 8, 16, 32, or even 64 connected in series string between a bit line and a reference potential through select transistors at either end. Word lines are connected with control gates of cells in different series strings. Relevant examples of such arrays and their operation are given in the following U.S. patents and pending application of Toshiba that are incorporated herein in their entirety by this reference: U.S. Pat. Nos. 5,570,315, 5,774,397 and 6,046,935, and U.S. Ser. No. 09/667,610.
- One measure of the magnitude of word-line-to-word-line coupling is in the distributions of the threshold voltages of a number of cells in the array. This coupling will have the effect of broadening the distribution of the threshold voltages of cells in the array, reducing the ability of designers to increase the speed and reliability of devices. Any method which therefore reduces the distribution will be beneficial to memory devices.
- the present technology pertains to a method for reducing the effects of adjacent cell coupling in memory devices.
- the technology is a method for reading non-volatile memory arranged in columns and rows.
- the method includes the steps of: selecting a bit to be read in a word-line WLn; reading an adjacent word line (WLn+1) written after word line WLn; and reading the selected bit in word line WLn by selectively adjusting at least one read parameter.
- the read parameter is the sense voltage. In another embodiment, the read parameter is the pre-charge voltage. In yet another embodiment, both the sense and the pre-charge voltage are adjusted.
- the technology is a method for reading non-volatile memory arranged in columns and rows.
- the method includes the steps of: determining a selected word-line to be read; reading an adjacent word line written after the first word line; determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check value; and, if the selected bit has a threshold voltage greater than the check value, reading the selected bit in word line by selectively adjusting at least one read parameter.
- the technology is a memory system including code enabling reading data from the system.
- the system includes an array of multi-state memory cells arranged in rows and columns and a controller executing said code.
- the code performs the steps of: determining a selected bit to be read in a first row-line; reading an adjacent row line written after the first row line; determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check value; and reading the selected bit in row line by selectively adjusting at least one read parameter if the selected bit has a threshold voltage greater than the check value,
- the technology is an apparatus.
- the technology includes means for determining a selected bit to be read in a first word-line and means for reading an adjacent word line written after the first word line.
- means for determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check value are provided.
- a means for reading the selected bit in word line by selectively adjusting at least one read parameter if the selected bit has a threshold voltage greater than the check value is included.
- FIG. 1 is a block diagram of one embodiment of a non-volatile memory system in which the various aspects of the present technology are implemented.
- FIG. 2 illustrates an example of an organization of a memory array.
- FIG. 3 is a cross sectional view of the NAND string.
- FIG. 4 depicts a block diagram of an example of electrical device that uses a memory according to one embodiment of the present technology.
- FIG. 5 depicts memory cell threshold distributions and illustrates one example of a technique for programming multi-state memory cells.
- FIGS. 6 b and 6 c show the Yupin effect on threshold distributions of two adjacent cells in the memory cell array of FIG. 6 a when programmed with an existing technique.
- FIG. 7 is a flow chart describing one embodiment of a process for operating memory devices with reduced Read Disturb.
- FIGS. 8 a and 8 b are graphs illustrating the charge read in a shifted word line reads preformed in accordance with the present technology relative to non-shifted reads.
- FIG. 9 is a graph illustrating an ideal distribution, a worst-case Yupin shifted distribution and an effective distribution in accordance with the present technology.
- FIGS. 10 a and 10 b are graphs of distributions for shifted sense and pre-charge voltages, respectively.
- FIGS. 11 a and 11 b are graphs of the threshold voltage versus sense and pre-charge voltages, respectively.
- a method for reading a memory device which reduces the Yupin effect on adjacent cells is described herein.
- An exemplary memory device is discussed below and the method may be utilized on such device. However, the method may be performed on many other types of devices and is not limited to the particular device described herein.
- FIG. 1 is a block diagram of one embodiment of a flash memory system that can be used to implement the present technology.
- Memory cell array 102 is controlled by column control circuit 124 , row control circuit 106 , c-source control circuit 110 and p-well control circuit 108 .
- Column control circuit 124 is connected to the bit lines of memory cell array 102 for reading data stored in the memory cells, for determining a state of the memory cells during a program operation, and for controlling potential levels of the bit lines to promote the programming or to inhibit the programming.
- Row control circuit 106 is connected to the word lines to select one of the word lines, to apply read voltages, to apply program voltages and to apply an erase voltage.
- C-source control circuit 110 controls a common source line (labeled as “C-source” in FIG. 2 ) connected to the memory cells.
- P-well control circuit 108 controls the p-well voltage.
- the data stored in the memory cells are read out by the column control circuit 124 and are output to external I/O lines via data input/output buffer 122 .
- Program data to be stored in the memory cells are input to the data input/output buffer 122 via the external I/O lines, and transferred to the column control circuit 104 .
- the external I/O lines are connected to controller 118 .
- Command data for controlling the flash memory device is input to controller 138 .
- the command data informs the flash memory of what operation is requested.
- the input command is transferred to state machine 116 , which controls column control circuit 124 , row control circuit 106 , c-source control 110 , p-well control circuit 108 and data input/output buffer 122 .
- State machine 116 can also output status data of the flash memory such as READY/BUSY or PASS/FAIL.
- Controller 138 is connected or connectable with a host system such as a personal computer, a digital camera, personal digital assistant, etc. Controller 138 communicates with the host in order to receive commands from the host, receive data from the host, provide data to the host and provide status information to the host. Controller 138 converts commands from the host into command signals that can be interpreted and executed by command circuits 114 , which is in communication with state machine 116 . Controller 138 typically contains buffer memory for the user data being written to or read from the memory array.
- One exemplary memory system comprises one integrated circuit that includes controller 138 , and one or more integrated circuit chips that each contain a memory array and associated control, input/output and state machine circuits.
- the memory arrays and controller circuit are together on one integrated circuit chip.
- the memory system may be embedded as part of the host system, or may be included in a memory card (or other package) that is removably inserted into the host systems.
- a removable card may include the entire memory system (e.g. including the controller) or just the memory array(s) and associated peripheral circuits (with the Controller being embedded in the host).
- the controller can be embedded in the host or included within a removable memory system.
- FIG. 2 shows an example structure of memory cell array 302 .
- a NAND flash EEPROM is described that is partitioned into 1,024 blocks.
- the data stored in each block is simultaneously erased.
- the unit of erase is different than a block.
- a block can refer to a minimum unit of cells for performing a read operation, a minimum unit of cells for performing a programming operation, a grouping of physically continuous/neighboring memory cells, or another grouping of cells that has some logic for the grouping.
- FIG. 2 shows four memory cells connected in series to form a NAND string. Although four cells are shown to be included in each NAND string, more or less than four can be used. One terminal of the NAND string is connected to corresponding bit line via a first select transistor SGD, and another terminal is connected to c-source via a second select transistor SGS.
- FIG. 3 shows a cross sectional view of a NAND cell unit of the type shown schematically in FIG. 2 , in the direction of the bit line (BL).
- a p-type region c-p-well 211 is formed, the c-p-well being enclosed by an n-type region 210 to electrically isolate the c-p-well from the p-type substrate.
- the n-type region 210 is connected to a c-p-well line made of a first metal M 0 via a first contact hole 220 and an n-type diffusion layer 216 .
- the p-type region c-p-well 211 is also connected to the c-p-well line via the first contact hole 220 and a p-type diffusion layer 213 .
- the c-p-well line is connected to the c-p-well control circuit 108 ( FIG. 1 ).
- Each memory cell has a floating gate (FG) that stores an amount of electric charge corresponding to the data being stored in the cell, the word line (WL) forming the gate electrode, and drain and source electrodes made of the p-type diffusion layer 12 .
- the floating gate (FG) is formed on the surface of the c-p-well via a tunnel oxide film ( 214 ).
- the word line (WL) is stacked on the floating gate (FG) via an insulator film ( 215 ). (It should be understood that the tunnel oxide film 214 and the insulator layer underlie each of the floating gates and word lines, though not specifically labeled in FIG.
- the source electrode is connected to the common source line (c-source) made of the first metal (M 0 ) via the second select transistor (S) and the first contact hole ( 212 ).
- the common source line is connected to the c-source control circuit ( 110 ).
- the drain electrode is connected to the bit line (BL) made of a second metal (M 1 ) via the first select transistor (S), the first contact hole ( 220 ), an intermediate wiring of the first metal (M 0 ) and a second contact hole (not shown).
- the bit line is connected to the column control circuit ( 124 ).
- Each column is isolated from the neighbor columns by a trench formed in the substrate and filled with isolation material, known as a shallow trench isolation (STI).
- the floating gates (FG) are isolated from each other by the STI and insulator film 15 and word line (WL).
- each word line is associated with two logical pages: one logical page for even bit lines and one logical page for odd bit lines.
- each memory cell stores two bits of data (e.g. a multi-state cell)
- one block stores 16 pages and each of the word lines is associated with four logical pages: two logical pages for even bit lines and two logical pages for odd bit lines.
- Other sized blocks can also be used with the present technology.
- FIG. 4 depicts a portion of column control circuit 304 .
- Each pair of bit lines (e.g. BLe and BLo) is coupled to a sense amplifier 400 .
- the sense amplifier is connected to three data latches: first data latch 402 , second data latch 404 and third data latch 406 .
- Each of the three data latches is capable of storing one bit of data.
- the sense amplifier senses the potential level of the selected bit line during read or verify operations, stores the sensed data in a binary manner, and controls the bit line voltage during the program operation.
- the sense amplifier is selectively connected to the selected bit line by selecting one of signals of “evenBL” and “oddBL.”
- Data latches 402 , 404 and 406 are coupled to I/O lines 408 to output read data and to store program data. I/O lines 408 are connected to data input/output buffer 312 of FIG. 5 .
- Data latches 402 , 404 and 406 are also coupled to status line(s) 410 to receive and send status information.
- each memory cell's floating gate stores two bits, having one of the states “11”, “10”, “01”, “00”.
- An example of a full table of operational voltages is given in U.S. Pat. No. 6,522,580. For example, assuming a word line “WL 2 ” and the bit lines of “BLe” are selected for reading and programming. By raising the c-p-well to an erase voltage of 20 V and grounding the word lines (WL) of a selected block, the data of the selected block is erased.
- the erased cell is, in this example, one of the four possible programmed states, namely “11”.
- the selected word line WL 2 is connected to a program pulse Vpgm and the selected bit lines BLe are grounded.
- a strong electric field is applied to only the tunnel oxide films 214 of the memory cells (M) during programming, and the tunnel current flows across the tunnel oxide film 214 in the reverse direction compared to the erase, and then the logical state is changed from “11” to one of the other states “10”, “01”, or “00”.
- Well known techniques called “self-boosting” techniques are also typically employed to prevent program disturb.
- the select gates (SGD and SGS) and the unselected word lines (e.g., WL 0 , WL 1 and WL 3 ) are raised to a read pass voltage (e.g. 4.5 volts) to make the transistors operate as pass gates.
- the selected word line (e.g. WL 2 ) is connected to a voltage, a level of which is specified for each read and verify operation in order to determine whether a threshold voltage of the concerned memory cell has reached such level. For example, in a read operation for a two level memory cell, the selected word line WL 2 may be grounded, so that it is detected whether the threshold voltage is higher than 0V.
- the selected word line WL 2 is connected to 2.4V, for example, so that it is verified whether the threshold voltage has reached at least 2.4V.
- the source and p-well are at zero volts.
- the selected bit lines (BLe) are pre-charged to a level of, for example, 0.7V. If the threshold voltage is higher than the read or verify level, the potential level of the concerned bit line (BLe) maintains the high level because of the non-conductive memory cell. On the other hand, if the threshold voltage is lower than the read or verify level, the potential level of the concerned bit line (BLe) decreases to a low level, for example less than 0.5V, because of the conductive memory cell (M).
- the state of the memory cell is detected by a sense amplifier that is connected to the bit line.
- the difference between whether the memory cell is erased or programmed depends on whether or not negative charge is stored in the floating gate. For example, if negative charge is stored in the floating gate, the threshold voltage becomes higher and the transistor can be in enhancement mode.
- FIG. 5 illustrates threshold voltage distributions for the memory cell array 102 when each floating gate storage element stores two bits of data, namely four data states, in each memory cell (M).
- the curve 760 represents a distribution of the threshold levels V T of the cells within the array that are in the erased state (“11” data state), being negative threshold voltage levels.
- Threshold voltage distributions 762 and 764 of memory cells storing “10” and “00” user data, respectively, are shown to be between read voltages Vr 10 and Vr 00 (which, in one embodiment, may be 0V and 1.2 V, respectively) and between read voltages Vr 00 and Vr 01 (which may be 1.2 V and 2.2 V).
- a curve 766 shows the distribution of cells that have been programmed to the “01” data state, being the highest threshold voltage level set more than 2.2 V and less than 4.5 V of the read pass voltage.
- Vr 10 , Vr 00 , and Vr 01 are applied to the control gate of a memory cell to determine at what point the memory cell conducts and doesn't conduct. Based on the three read operations, the memory system can determine which threshold distribution (e.g. which state) the memory cell is in. For example, if the memory cell does not conduct for any of the three read operations, the memory cells in state 01. If the memory cell only conducts when applying Vr 01 to the control gate, the memory cells in state 00. If the memory cell conducts when applying Vr 00 and not when applying Vr 10 , then the memory cell is in state 10.
- Vr 10 voltages corresponding to Vr 10 , Vr 00 , and Vr 01 are applied to the control gate of a memory cell to determine at what point the memory cell conducts and doesn't conduct. Based on the three read operations, the memory system can determine which threshold distribution (e.g. which state) the memory cell is in. For example, if the memory cell does not conduct for any of the three read operations, the memory cells
- each of the read compare points Vr 10 , Vr 00 , and Vr 01 are midpoints between adjacent states of threshold distributions.
- FIG. 5 therefore represents the state of a word line WLn which is written before the next sequential word line WLn+1 is written. That is, all distributions in word line WLn are unaffected by the data in the adjacent, word line (WLn+1) since, in FIG. 5 , WLn+1 has not yet been written.
- Programming of the upper and lower pages of the cell may be accomplished in accordance with one or more write passes, as set forth in U.S. Pat. Nos. 6,522,580 or 6,643,188.
- bit patterns have been assigned to each of the distributions, different bit patterns may be so assigned, in which case the states between which programming occurs can be different than those depicted in FIG. 5 .
- the individual distributions In order to provide improved reliability, it is better for the individual distributions to be tightened (distribution narrowed), because the tighter distribution brings a wider read margin (distance between them). According to the present technology, the distribution width is made tighter without a conspicuous degradation in the programming speed.
- FIG. 6 illustrates six memory cells 240 , 242 , 244 , 246 , 248 and 250 of a much larger number of cells along two adjacent word lines WLn and WLn+1.
- FIG. 6 also shows two distributions for compare points Vr 10 , Vr 00 , and Vr 01 for the adjacent word lines WLn and WLn+1 at a point after WLn+1 has been written.
- word line WLn it will be noted that because of the Yupin effect discussed above, the apparent distributions of the “11” and “10” (as shown by the broadening dashed lines states) becomes broader than the threshold distributions indicated by the solid lines that exist immediately after their programming. This is because the initial programming of data of word line WLn is done in an environment where no adjacent floating gates contain the higher charge levels that represent the “00” and “01” states. The broadening of the apparent initial distributions occurs when adjacent cells, such as cells in an adjacent word line WLn+1, are programmed to these higher threshold level states. Further, the higher states “00” and “01” also suffer this apparent broadening effect since adjacent floating gates are written with data.
- the present technology therefore, provides a method for reducing the effective width of the distributions illustrated above using an iterative read method.
- FIG. 7 illustrates the method of the present technology.
- a pre-read of the next word line (WLn+1) occurs, after which, using the data from word line WLn+1, the data from WLn is read.
- a first word line WLn to be read is identified, and at step 704 a rough read of the adjacent word line is performed.
- Rough read step 704 is a step only to determine the page 0 contents of the cell. That is, step 704 need only determine whether the data state is above or below a above or below a check point voltage (Vcheck).
- Vcheck voltage may be equivalent to the control gate voltage to Vr 00 ; in alternative embodiments, Vcheck is an independent parameter which may be implemented with a separate DAC table in a memory device.
- step 706 all bits above Vcheck in word line WLn+1 are known, and hence all bits having a significant word-line-to-word-line coupling effect on the previous word line WLn are known. If the initial read of WLn+1 determines that a given bit in WLn+1 is above Vcheck, then at step 708 , the target cell (in WLn) is read by shifting at least one read parameter.
- the read parameter may be the pre-charge voltage, the sense voltage, or both. If not, then the cell is read normally.
- the method takes advantage of the fact that the write process occurs in a particular order—by successive word lines—so that only succeeding cells have an effect on preceding bit lines.
- the bit line dependent read of step 708 includes compensating the read operation using the known aspects of each technology generation.
- the amount of the coupling shift which is imparted by adjacent word lines is generally known.
- the WLn cell will have its threshold voltage shifted up in a range between 0.15 v to 0.3 v. Cells adjacent to WLn+1 cells which are below the Vcheck voltage will have 0 v to 0.15 v of shift. It will be recognized that these numbers are exemplary and that other technologies will have different voltage ranges.
- bit lines (BLe) are pre-charged to a level of, for example, 0.7V.
- the pre-charge voltage would be lower.
- the amount of the shift is a fraction of the total Yupin effect, and in one particular embodiment, this fraction is one-half.
- the sense threshold below which the potential level of the concerned bit line (BLe) is allowed to decrease before being considered without data is raised relative to the pre-charge voltage. In either case, the resulting distribution will be improved by reducing the effective width by one-half.
- FIGS. 8 a and 8 b This shift is illustrated in FIGS. 8 a and 8 b .
- FIG. 8 the effect of shifting the sense voltage is shown.
- the decay of the pre-charge voltage over time for a Yupin-shifted cell is illustrated relative to a typical sense voltage.
- the cell's threshold voltage is measured by the sense amplifier as described above.
- the cell should have read “1”.
- using a normal 0.45 v threshold would yield an error.
- a shifted down pre-charge voltage of 0.6 v volts and a typical sense voltage of 0.45 v would likewise yield the correct result.
- a pre-charge voltage may be shifted down, or the sense voltage up, by an amount which in one embodiment is one-half of the expected worst-case Yupin shift (0.15 v for 70 nm technology).
- both the sense voltage and the pre-charge voltage may be partially shifted. The value of one-half is chosen so that the effective distribution of the shift is reduced by one-half. Other values may be chosen.
- FIG. 9 illustrates this shift in the distribution relative to the ideal distribution and the worst case distribution.
- additional word line reads of WLn+1 may be provided to determine the exact amount of the Yupin effect.
- two assumptions are made: only those bits (01 and 00) above the check voltage will be used for compensation, and only one-half of the worst-case shift amount is used. These assumptions are made to reduce the WLn+1 bit line read to a single read step.
- three reads on bit line WLn+1 may be used instead of one. That is, three reads of WLn+1 may be made to determine the exact charge values of the bits on WLn+1, and the shift amounts may then be adjusted more precisely. For example, if three reads are used on WLn+1 to determine that a (00) value is adjacent to the cell to be read, the full shift amount (0.3 v in the previous examples) may be used.
- FIGS. 10 a and 10 b illustrate the shift of measured threshold voltage distribution as a function of the sense voltage and the pre-charge voltage, respectively.
- the distribution for all cells greater than 1,1 is shown with the sense voltage incremented at 0.5 v intervals.
- the pre-charge voltage is decremented in 20 mv increments. As shown therein, the shift of the distributions is proportional to the shift in the clamp or sense voltages.
- FIGS. 11 a and 11 b show the sense voltage and pre-charge clap voltage shifts relative to the threshold voltage. As shown in FIG. 11 a , as the sense voltage is increased, the threshold voltage measurement is decreased. Likewise, for lower pre-charge voltages, the threshold voltage measurement is lower.
Abstract
A method for reading a non-volatile memory arranged in columns and rows which reduces adjacent cell coupling, sometimes referred to as the Yupin effect. The method includes the steps of: selecting a bit to be read in a word-line; reading an adjacent the word line written after word line; and reading the selected bit in the word line by selectively adjusting at least one read parameter. In one embodiment, the read parameter is the sense voltage. In another embodiment, the read parameter is the pre-charge voltage. In yet another embodiment, both the sense and the pre-charge voltage are adjusted.
Description
- This application is a continuation application of U.S. patent application Ser. No. 10/765,693 [Attorney Docket No. SAND-01010US0], entitled “Method Of Reading Nand Memory To Compensate For Coupling Between Storage Elements,” by Jian Chen, filed on Jan. 26, 2004.
- 1. Field of the Technology
- This technology relates generally to a non-volatile memory and its operation, and, more specifically, to techniques for reducing the effects of data stored in one memory storage element upon data read from other storage elements.
- 2. Description of the Related Art
- Electrical Erasable Programmable Read Only Memory (EEPROM) and flash memory are among the most popular non-volatile semiconductor memories. They are used in cellular telephones, digital cameras, personal digital assistants, mobile computing devices, non-mobile computing devices, desktop computers and other devices.
- Typical EEPROMs and flash memories utilize a memory cell with a floating gate that is provided above and insulated from a channel region in a semiconductor substrate. The floating gate is positioned above and between source and drain regions. A control gate is provided over and insulated from the floating gate. The threshold voltage of the memory is controlled by the amount of charge that is retained on the floating gate. That is, the minimum amount of voltage that must be applied to the control gate before the memory cell is turned on to permit conduction between its source and drain is controlled by the level of charge on the floating gate.
- Some EEPROM and flash memory devices have a floating gate that is used to store two ranges of charges and, therefore, the memory cell can be programmed/erased between two states. Typically, the program voltage applied to the control gate is applied as a series of pulses. In the periods between the pulses, verify operations are carried out. Conduction represents an “on” state of the device corresponding to the flow of current across the channel of the device. An “off” state corresponds to no current flowing across the channel between the source and drain. Typically, a flash memory cell will conduct if the voltage being applied to the control gate is greater than the threshold voltage and the memory cell will not conduct if the voltage applied to the control gate is less than the threshold voltage. By setting the threshold voltage of the cell to an appropriate value, the cell can be made to either conduct or not conduct current for a given set of applied voltages. Thus, by determining whether a cell conducts current at a given set of applied voltages, the state of the cell can be determined.
- Each memory cell can store data (analog or digital). When storing one bit of digital data, the range of possible threshold voltages of the memory cell is divided into two ranges which are assigned logical data “1” and “0.” In one example of a NAND type flash memory, the voltage threshold is negative after the memory cell is erased, and defined as logic “1.” The threshold voltage after a program operation is positive and defined as logic “0.” When the threshold voltage is negative and a read is attempted, the memory cell will turn on to indicate logic one is being stored. When the threshold voltage is positive and a read operation is attempted, the memory cell will not turn on, which indicates that logic zero is stored. A memory cell can also store multiple levels of information, for example, multiple bits of digital data. In the case of storing multiple levels of data, the range of possible threshold voltages is divided into the number of levels of data. For example, if four levels of information is stored, there will be four threshold voltage ranges assigned to the data values “11”, “10”, “01”, and “00.” In one example of a NAND type memory, the threshold voltage after an erase operation is negative and defined as “11”. Positive threshold voltages are used for the states of “10”, “01”, and “00.”
- The threshold levels of a floating gate transistor correspond to ranges of charge levels stored on their floating gates. In addition to shrinking the size of the memory arrays, the trend is to further increase the density of data storage of such memory arrays by storing more than one bit of data in each floating gate transistor. This is accomplished by defining more than two threshold levels as storage states for each floating gate transistor, four such states (2 bits of data per floating gate) now being included in commercial products. More storage states, such as 16 states per storage element, are contemplated. Each floating gate transistor has a certain total range (window) of threshold voltages in which it may practically be operated, and that range is divided into the number of states defined for it plus margins between the states to allow for them to be clearly differentiated from one another.
- Relevant examples of NAND type flash memories and their operation are provided in the following U.S. patents/patent applications, all of which are incorporated herein by reference in their entirety: U.S. Pat. No. 5,570,315; U.S. Pat. No. 5,774,397, U.S. Pat. No. 6,046,935, U.S. Pat. No. 6,456,528 and U.S. patent application Ser. No. 09/893,277 (Publication No. US2003/0002348). Other types of flash memory devices can also be used with the present technology. For example, the following patents describe NOR type flash memories and are incorporated herein by reference in their entirety: U.S. Pat. Nos. 5,095,344; 5,172,338; 5,890,192 and 6,151,248. Another example of a flash memory type is found in U.S. Pat. No. 6,151,248, incorporated herein by reference in its entirety.
- Field effect coupling between adjacent floating gates is described in U.S. Pat. No. 5,867,429 of Jian Chen and Yupin Fong, which patent is incorporated herein in its entirety by this reference. The degree of this coupling is necessarily increasing as the sizes of memory cell arrays are being decreased as the result of improvements of integrated circuit manufacturing techniques. The problem occurs most pronouncedly between two sets of adjacent cells that have been programmed at different times. One set of cells is programmed to add a level of charge to their floating gates that corresponds to one set of data. After the second set of cells is programmed with a second set of data, the charge levels read from the floating gates of the first set of cells often appears to be different than programmed because of the effect of the charge on the second set of floating gates being coupled with the first. This is known as the Yupin effect. Aforementioned U.S. Pat. No. 5,867,429 suggests either physically isolating the two sets of floating gates from each other, or taking into account the effect of the charge on the second set of floating gates when reading that of the first.
- The Yupin effect is present in various types of flash EEPROM cell arrays. A NOR array of one design has its memory cells connected between adjacent bit (column) lines and control gates connected to word (row) lines. The individual cells contain either one floating gate transistor, with or without a select transistor formed in series with it, or two floating gate transistors separated by a single select transistor. Examples of such arrays and their use in storage systems are given in the following U.S. patents and pending applications of SanDisk Corporation that are incorporated herein in their entirety by this reference: U.S. Pat. Nos. 5,095,344, 5,172,338, 5,602,987, 5,663,901, 5,430,859, 5,657,332, 5,712,180, 5,890,192, and 6,151,248, and U.S. Ser. No. 09/505,555, filed Feb. 17, 2000, and 09/667,344, filed Sep. 22, 2000.
- A NAND array of one design has a number of memory cells, such as 8, 16, 32, or even 64 connected in series string between a bit line and a reference potential through select transistors at either end. Word lines are connected with control gates of cells in different series strings. Relevant examples of such arrays and their operation are given in the following U.S. patents and pending application of Toshiba that are incorporated herein in their entirety by this reference: U.S. Pat. Nos. 5,570,315, 5,774,397 and 6,046,935, and U.S. Ser. No. 09/667,610.
- One measure of the magnitude of word-line-to-word-line coupling is in the distributions of the threshold voltages of a number of cells in the array. This coupling will have the effect of broadening the distribution of the threshold voltages of cells in the array, reducing the ability of designers to increase the speed and reliability of devices. Any method which therefore reduces the distribution will be beneficial to memory devices.
- The present technology, roughly described, pertains to a method for reducing the effects of adjacent cell coupling in memory devices. In one aspect, the technology is a method for reading non-volatile memory arranged in columns and rows. In a first aspect, the method includes the steps of: selecting a bit to be read in a word-line WLn; reading an adjacent word line (WLn+1) written after word line WLn; and reading the selected bit in word line WLn by selectively adjusting at least one read parameter.
- In one embodiment, the read parameter is the sense voltage. In another embodiment, the read parameter is the pre-charge voltage. In yet another embodiment, both the sense and the pre-charge voltage are adjusted.
- In another embodiment, the technology is a method for reading non-volatile memory arranged in columns and rows. In this embodiment, the method includes the steps of: determining a selected word-line to be read; reading an adjacent word line written after the first word line; determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check value; and, if the selected bit has a threshold voltage greater than the check value, reading the selected bit in word line by selectively adjusting at least one read parameter.
- In yet another embodiment, the technology is a memory system including code enabling reading data from the system. The system includes an array of multi-state memory cells arranged in rows and columns and a controller executing said code. The code performs the steps of: determining a selected bit to be read in a first row-line; reading an adjacent row line written after the first row line; determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check value; and reading the selected bit in row line by selectively adjusting at least one read parameter if the selected bit has a threshold voltage greater than the check value,
- In yet another embodiment, the technology is an apparatus. The technology includes means for determining a selected bit to be read in a first word-line and means for reading an adjacent word line written after the first word line. In addition means for determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check value are provided. Finally, a means for reading the selected bit in word line by selectively adjusting at least one read parameter if the selected bit has a threshold voltage greater than the check value is included.
- These and other objects and advantages of the present technology will appear more clearly from the following description in which the preferred embodiment of the technology has been set forth in conjunction with the drawings.
- The technology will be described with respect to the particular embodiments thereof. Other objects, features, and advantages of the technology will become apparent with reference to the specification and drawings in which:
-
FIG. 1 is a block diagram of one embodiment of a non-volatile memory system in which the various aspects of the present technology are implemented. -
FIG. 2 illustrates an example of an organization of a memory array. -
FIG. 3 is a cross sectional view of the NAND string. -
FIG. 4 depicts a block diagram of an example of electrical device that uses a memory according to one embodiment of the present technology. -
FIG. 5 depicts memory cell threshold distributions and illustrates one example of a technique for programming multi-state memory cells. -
FIG. 6 a shows two adjacent word lines WLn and WLn=1. -
FIGS. 6 b and 6 c show the Yupin effect on threshold distributions of two adjacent cells in the memory cell array ofFIG. 6 a when programmed with an existing technique. -
FIG. 7 is a flow chart describing one embodiment of a process for operating memory devices with reduced Read Disturb. -
FIGS. 8 a and 8 b are graphs illustrating the charge read in a shifted word line reads preformed in accordance with the present technology relative to non-shifted reads. -
FIG. 9 is a graph illustrating an ideal distribution, a worst-case Yupin shifted distribution and an effective distribution in accordance with the present technology. -
FIGS. 10 a and 10 b are graphs of distributions for shifted sense and pre-charge voltages, respectively. -
FIGS. 11 a and 11 b are graphs of the threshold voltage versus sense and pre-charge voltages, respectively. - A method for reading a memory device which reduces the Yupin effect on adjacent cells is described herein. An exemplary memory device is discussed below and the method may be utilized on such device. However, the method may be performed on many other types of devices and is not limited to the particular device described herein.
-
FIG. 1 is a block diagram of one embodiment of a flash memory system that can be used to implement the present technology.Memory cell array 102 is controlled bycolumn control circuit 124,row control circuit 106, c-source control circuit 110 and p-well control circuit 108.Column control circuit 124 is connected to the bit lines ofmemory cell array 102 for reading data stored in the memory cells, for determining a state of the memory cells during a program operation, and for controlling potential levels of the bit lines to promote the programming or to inhibit the programming.Row control circuit 106 is connected to the word lines to select one of the word lines, to apply read voltages, to apply program voltages and to apply an erase voltage. C-source control circuit 110 controls a common source line (labeled as “C-source” inFIG. 2 ) connected to the memory cells. P-well control circuit 108 controls the p-well voltage. - The data stored in the memory cells are read out by the
column control circuit 124 and are output to external I/O lines via data input/output buffer 122. Program data to be stored in the memory cells are input to the data input/output buffer 122 via the external I/O lines, and transferred to thecolumn control circuit 104. The external I/O lines are connected to controller 118. - Command data for controlling the flash memory device is input to
controller 138. The command data informs the flash memory of what operation is requested. The input command is transferred tostate machine 116, which controlscolumn control circuit 124,row control circuit 106, c-source control 110, p-well control circuit 108 and data input/output buffer 122.State machine 116 can also output status data of the flash memory such as READY/BUSY or PASS/FAIL. -
Controller 138 is connected or connectable with a host system such as a personal computer, a digital camera, personal digital assistant, etc.Controller 138 communicates with the host in order to receive commands from the host, receive data from the host, provide data to the host and provide status information to the host.Controller 138 converts commands from the host into command signals that can be interpreted and executed bycommand circuits 114, which is in communication withstate machine 116.Controller 138 typically contains buffer memory for the user data being written to or read from the memory array. - One exemplary memory system comprises one integrated circuit that includes
controller 138, and one or more integrated circuit chips that each contain a memory array and associated control, input/output and state machine circuits. In one embodiment, the memory arrays and controller circuit are together on one integrated circuit chip. The memory system may be embedded as part of the host system, or may be included in a memory card (or other package) that is removably inserted into the host systems. Such a removable card may include the entire memory system (e.g. including the controller) or just the memory array(s) and associated peripheral circuits (with the Controller being embedded in the host). Thus, the controller can be embedded in the host or included within a removable memory system. -
FIG. 2 shows an example structure ofmemory cell array 302. As one example, a NAND flash EEPROM is described that is partitioned into 1,024 blocks. In one embodiment, the data stored in each block is simultaneously erased. In other embodiments, the unit of erase is different than a block. For example, a block can refer to a minimum unit of cells for performing a read operation, a minimum unit of cells for performing a programming operation, a grouping of physically continuous/neighboring memory cells, or another grouping of cells that has some logic for the grouping. - In each block, in the example of
FIG. 2 , there are 8,512 columns that are divided into even columns and odd columns. The bit lines are also divided into even bit lines (BLe) and odd bit lines (BLo).FIG. 2 shows four memory cells connected in series to form a NAND string. Although four cells are shown to be included in each NAND string, more or less than four can be used. One terminal of the NAND string is connected to corresponding bit line via a first select transistor SGD, and another terminal is connected to c-source via a second select transistor SGS. -
FIG. 3 shows a cross sectional view of a NAND cell unit of the type shown schematically inFIG. 2 , in the direction of the bit line (BL). At asurface 207 of a p-type semiconductor substrate 209, a p-type region c-p-well 211 is formed, the c-p-well being enclosed by an n-type region 210 to electrically isolate the c-p-well from the p-type substrate. The n-type region 210 is connected to a c-p-well line made of a first metal M0 via afirst contact hole 220 and an n-type diffusion layer 216. The p-type region c-p-well 211 is also connected to the c-p-well line via thefirst contact hole 220 and a p-type diffusion layer 213. The c-p-well line is connected to the c-p-well control circuit 108 (FIG. 1 ). - Each memory cell has a floating gate (FG) that stores an amount of electric charge corresponding to the data being stored in the cell, the word line (WL) forming the gate electrode, and drain and source electrodes made of the p-type diffusion layer 12. The floating gate (FG) is formed on the surface of the c-p-well via a tunnel oxide film (214). The word line (WL) is stacked on the floating gate (FG) via an insulator film (215). (It should be understood that the
tunnel oxide film 214 and the insulator layer underlie each of the floating gates and word lines, though not specifically labeled inFIG. 3 for the sake of clarity.) The source electrode is connected to the common source line (c-source) made of the first metal (M0) via the second select transistor (S) and the first contact hole (212). The common source line is connected to the c-source control circuit (110). The drain electrode is connected to the bit line (BL) made of a second metal (M1) via the first select transistor (S), the first contact hole (220), an intermediate wiring of the first metal (M0) and a second contact hole (not shown). The bit line is connected to the column control circuit (124). Each column is isolated from the neighbor columns by a trench formed in the substrate and filled with isolation material, known as a shallow trench isolation (STI). The floating gates (FG) are isolated from each other by the STI and insulator film 15 and word line (WL). - Spacing between adjacent floating gates (FG) decreasing to distances less than 0.1 μm, and capacitive coupling between the floating gates therefore is on the increase. Since the gate electrode (SG) of the select transistor (S) is formed in the same formation process steps as the floating gate (FG) and word line (WL), it shows a stacked gate structure.
- During read and programming operations, 4,256 memory cells (or multiples thereof) are simultaneously selected. The memory cells selected have the same word line and the same kind of bit line (e.g. even bit lines). Therefore, 532 bytes of data can be read or programmed simultaneously. These 532 bytes of data that are simultaneously read or programmed form a logical page. Therefore, one block can store at least eight logical pages. In binary mode, each word line is associated with two logical pages: one logical page for even bit lines and one logical page for odd bit lines. When each memory cell stores two bits of data (e.g. a multi-state cell), one block stores 16 pages and each of the word lines is associated with four logical pages: two logical pages for even bit lines and two logical pages for odd bit lines. Other sized blocks can also be used with the present technology.
-
FIG. 4 depicts a portion of column control circuit 304. Each pair of bit lines (e.g. BLe and BLo) is coupled to asense amplifier 400. The sense amplifier is connected to three data latches:first data latch 402,second data latch 404 andthird data latch 406. Each of the three data latches is capable of storing one bit of data. The sense amplifier senses the potential level of the selected bit line during read or verify operations, stores the sensed data in a binary manner, and controls the bit line voltage during the program operation. The sense amplifier is selectively connected to the selected bit line by selecting one of signals of “evenBL” and “oddBL.” Data latches 402, 404 and 406 are coupled to I/O lines 408 to output read data and to store program data. I/O lines 408 are connected to data input/output buffer 312 ofFIG. 5 . Data latches 402, 404 and 406 are also coupled to status line(s) 410 to receive and send status information. In one embodiment, there is a sense amplifier,first data latch 402,second data latch 404 and third data latch 406 for each pair (even and odd) of bit lines. - Voltages are applied to operate the
memory cell array 102 in a manner described in numerous references, including U.S. Pat. No. 6,522,580. In a specific example, each memory cell's floating gate stores two bits, having one of the states “11”, “10”, “01”, “00”. An example of a full table of operational voltages is given in U.S. Pat. No. 6,522,580. For example, assuming a word line “WL2” and the bit lines of “BLe” are selected for reading and programming. By raising the c-p-well to an erase voltage of 20 V and grounding the word lines (WL) of a selected block, the data of the selected block is erased. Since all of the word lines (WL) of the unselected blocks, bit lines (BL), select lines (SG) and c-source are put in a floating state, these are also raised to almost 20 V due to a capacitive coupling with the c-p-well. Therefore, a strong electric field is applied to only thetunnel oxide films 214 of the selected memory cells (M), and the data of the selected memory cells are erased as a tunnel current flows across thetunnel oxide film 214. The erased cell is, in this example, one of the four possible programmed states, namely “11”. - In order to store electrons in the floating gate (FG) during a programming operation, the selected word line WL2 is connected to a program pulse Vpgm and the selected bit lines BLe are grounded. A strong electric field is applied to only the
tunnel oxide films 214 of the memory cells (M) during programming, and the tunnel current flows across thetunnel oxide film 214 in the reverse direction compared to the erase, and then the logical state is changed from “11” to one of the other states “10”, “01”, or “00”. Well known techniques called “self-boosting” techniques are also typically employed to prevent program disturb. - In the read and verify operations, the select gates (SGD and SGS) and the unselected word lines (e.g., WL0, WL1 and WL3) are raised to a read pass voltage (e.g. 4.5 volts) to make the transistors operate as pass gates. The selected word line (e.g. WL2) is connected to a voltage, a level of which is specified for each read and verify operation in order to determine whether a threshold voltage of the concerned memory cell has reached such level. For example, in a read operation for a two level memory cell, the selected word line WL2 may be grounded, so that it is detected whether the threshold voltage is higher than 0V. In a verify operation, the selected word line WL2 is connected to 2.4V, for example, so that it is verified whether the threshold voltage has reached at least 2.4V. The source and p-well are at zero volts. The selected bit lines (BLe) are pre-charged to a level of, for example, 0.7V. If the threshold voltage is higher than the read or verify level, the potential level of the concerned bit line (BLe) maintains the high level because of the non-conductive memory cell. On the other hand, if the threshold voltage is lower than the read or verify level, the potential level of the concerned bit line (BLe) decreases to a low level, for example less than 0.5V, because of the conductive memory cell (M). The state of the memory cell is detected by a sense amplifier that is connected to the bit line. The difference between whether the memory cell is erased or programmed depends on whether or not negative charge is stored in the floating gate. For example, if negative charge is stored in the floating gate, the threshold voltage becomes higher and the transistor can be in enhancement mode.
-
FIG. 5 illustrates threshold voltage distributions for thememory cell array 102 when each floating gate storage element stores two bits of data, namely four data states, in each memory cell (M). Thecurve 760 represents a distribution of the threshold levels VT of the cells within the array that are in the erased state (“11” data state), being negative threshold voltage levels.Threshold voltage distributions curve 766 shows the distribution of cells that have been programmed to the “01” data state, being the highest threshold voltage level set more than 2.2 V and less than 4.5 V of the read pass voltage. - During a read operation, voltages corresponding to Vr10, Vr00, and Vr01 are applied to the control gate of a memory cell to determine at what point the memory cell conducts and doesn't conduct. Based on the three read operations, the memory system can determine which threshold distribution (e.g. which state) the memory cell is in. For example, if the memory cell does not conduct for any of the three read operations, the memory cells in
state 01. If the memory cell only conducts when applying Vr01 to the control gate, the memory cells in state 00. If the memory cell conducts when applying Vr00 and not when applying Vr10, then the memory cell is instate 10. If the memory cell conducts when applying Vr10, Vr00, and Vr01, then the memory cells in state 11. In one embodiment, each of the read compare points Vr10, Vr00, and Vr01 are midpoints between adjacent states of threshold distributions. One set of examples of read compare points include Vr10=0 volts, Vr00=1.2 volts and Vr01=2.2 volts. However, other values can also be used. - As discussed above, word lines are written sequentially, from word line WL0 to WL63 in a given array.
FIG. 5 therefore represents the state of a word line WLn which is written before the next sequential wordline WLn+ 1 is written. That is, all distributions in word line WLn are unaffected by the data in the adjacent, word line (WLn+1) since, inFIG. 5 , WLn+1 has not yet been written. Programming of the upper and lower pages of the cell may be accomplished in accordance with one or more write passes, as set forth in U.S. Pat. Nos. 6,522,580 or 6,643,188. - Note that although specific bit patterns have been assigned to each of the distributions, different bit patterns may be so assigned, in which case the states between which programming occurs can be different than those depicted in
FIG. 5 . - In order to provide improved reliability, it is better for the individual distributions to be tightened (distribution narrowed), because the tighter distribution brings a wider read margin (distance between them). According to the present technology, the distribution width is made tighter without a conspicuous degradation in the programming speed.
-
FIG. 6 illustrates sixmemory cells FIG. 6 also shows two distributions for compare points Vr10, Vr00, and Vr01 for the adjacent word lines WLn and WLn+1 at a point after WLn+1 has been written. - In word line WLn, it will be noted that because of the Yupin effect discussed above, the apparent distributions of the “11” and “10” (as shown by the broadening dashed lines states) becomes broader than the threshold distributions indicated by the solid lines that exist immediately after their programming. This is because the initial programming of data of word line WLn is done in an environment where no adjacent floating gates contain the higher charge levels that represent the “00” and “01” states. The broadening of the apparent initial distributions occurs when adjacent cells, such as cells in an adjacent word
line WLn+ 1, are programmed to these higher threshold level states. Further, the higher states “00” and “01” also suffer this apparent broadening effect since adjacent floating gates are written with data. - The effect of this apparent broadening is to place a limit on the number of states in which the memory may be operated, and to create other operational limitations. It requires maintaining a sufficiently large margin between the state distributions so that the broader apparent distributions can be clearly distinguished during data read operations. Only the last word line in the memory array is unaffected by the Yupin effect, since there are no charge levels of the adjacent floating gates which are written after it. The “00” and “01” states of the memory cells are programmed last. For each of the other six states of the cells storing bits from
Pages - The present technology, therefore, provides a method for reducing the effective width of the distributions illustrated above using an iterative read method.
FIG. 7 illustrates the method of the present technology. - In general, for a given word line to be read (WLn) a pre-read of the next word line (WLn+1) occurs, after which, using the data from word
line WLn+ 1, the data from WLn is read. With reference toFIG. 7 , at afirst step 702, a first word line WLn to be read is identified, and at step 704 a rough read of the adjacent word line is performed.Rough read step 704 is a step only to determine thepage 0 contents of the cell. That is,step 704 need only determine whether the data state is above or below a above or below a check point voltage (Vcheck). In one embodiment, only one read atstep 704 is made and the check point voltage is set a level of halfway between the normal Vt distribution range as illustrated inFIG. 5 . In one embodiment, the Vcheck voltage may be equivalent to the control gate voltage to Vr00; in alternative embodiments, Vcheck is an independent parameter which may be implemented with a separate DAC table in a memory device. - At
step 706, all bits above Vcheck in wordline WLn+ 1 are known, and hence all bits having a significant word-line-to-word-line coupling effect on the previous word line WLn are known. If the initial read of WLn+1 determines that a given bit inWLn+ 1 is above Vcheck, then atstep 708, the target cell (in WLn) is read by shifting at least one read parameter. The read parameter may be the pre-charge voltage, the sense voltage, or both. If not, then the cell is read normally. Hence, the method takes advantage of the fact that the write process occurs in a particular order—by successive word lines—so that only succeeding cells have an effect on preceding bit lines. - With the knowledge of which cells have been shifted, the bit line dependent read of
step 708 includes compensating the read operation using the known aspects of each technology generation. For a given technology, the amount of the coupling shift which is imparted by adjacent word lines is generally known. For 90 nm technology, if a WLn+1 cell is above Vcheck, then the WLn cell will have its threshold voltage shifted up in a range between 0.15 v to 0.3 v. Cells adjacent to WLn+1 cells which are below the Vcheck voltage will have 0 v to 0.15 v of shift. It will be recognized that these numbers are exemplary and that other technologies will have different voltage ranges. As noted above, during a normal read, selected bit lines (BLe) are pre-charged to a level of, for example, 0.7V. In accordance with the present technology, for an adjusted bit line, the pre-charge voltage would be lower. In one embodiment of the technology, the amount of the shift is a fraction of the total Yupin effect, and in one particular embodiment, this fraction is one-half. Hence, in the case of 70 nm technology described above, one-half the total possible shift of 0.3 volts, is 0.15 volts. Alternatively, the sense threshold below which the potential level of the concerned bit line (BLe) is allowed to decrease before being considered without data is raised relative to the pre-charge voltage. In either case, the resulting distribution will be improved by reducing the effective width by one-half. - This shift is illustrated in
FIGS. 8 a and 8 b. InFIG. 8 , the effect of shifting the sense voltage is shown. The decay of the pre-charge voltage over time for a Yupin-shifted cell is illustrated relative to a typical sense voltage. At the measurement point R, the cell's threshold voltage is measured by the sense amplifier as described above. In the example ofFIG. 8 a, were no Yupin effect occurring, the cell should have read “1”. However, due to the word-line-to-word-line coupling, using a normal 0.45 v threshold would yield an error. By shifting the sense voltage up to 0.6, the correct result is obtained. Likewise, inFIG. 8 b, a shifted down pre-charge voltage of 0.6 v volts and a typical sense voltage of 0.45 v would likewise yield the correct result. In accordance with a first embodiment of the technology, if the read atstep 706 determines a shift is required for WLn, then a pre-charge voltage may be shifted down, or the sense voltage up, by an amount which in one embodiment is one-half of the expected worst-case Yupin shift (0.15 v for 70 nm technology). In a further embodiment, both the sense voltage and the pre-charge voltage may be partially shifted. The value of one-half is chosen so that the effective distribution of the shift is reduced by one-half. Other values may be chosen.FIG. 9 illustrates this shift in the distribution relative to the ideal distribution and the worst case distribution. - In yet a further embodiment, additional word line reads of WLn+1 may be provided to determine the exact amount of the Yupin effect. In the previous embodiments two assumptions are made: only those bits (01 and 00) above the check voltage will be used for compensation, and only one-half of the worst-case shift amount is used. These assumptions are made to reduce the WLn+1 bit line read to a single read step. For greater accuracy, three reads on bit
line WLn+ 1 may be used instead of one. That is, three reads of WLn+1 may be made to determine the exact charge values of the bits onWLn+ 1, and the shift amounts may then be adjusted more precisely. For example, if three reads are used on WLn+1 to determine that a (00) value is adjacent to the cell to be read, the full shift amount (0.3 v in the previous examples) may be used. -
FIGS. 10 a and 10 b illustrate the shift of measured threshold voltage distribution as a function of the sense voltage and the pre-charge voltage, respectively. InFIG. 10 a, the distribution for all cells greater than 1,1 is shown with the sense voltage incremented at 0.5 v intervals. InFIG. 10 b, the pre-charge voltage is decremented in 20 mv increments. As shown therein, the shift of the distributions is proportional to the shift in the clamp or sense voltages. - This relationship is further illustrated in
FIGS. 11 a and 11 b, showing the sense voltage and pre-charge clap voltage shifts relative to the threshold voltage. As shown inFIG. 11 a, as the sense voltage is increased, the threshold voltage measurement is decreased. Likewise, for lower pre-charge voltages, the threshold voltage measurement is lower. - In addition, as noted above, because the last word line in the array is not effected by a subsequently written word line, this method need not be performed on the last word line in the array.
- The foregoing detailed description of the technology has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the technology to the precise form disclosed. The principles of the present technology have application to various types of non-volatile memories, those currently existing and those contemplated to use new technology being developed. Implementations of the present technology, however, are described with respect to a flash electrically-erasable and programmable read-only memory (EEPROM), wherein the storage elements are floating gates. Many modifications and variations are possible in light of the above teaching. The described embodiments were chosen in order to best explain the principles of the technology and its practical application to thereby enable others skilled in the art to best utilize the technology in various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the technology be defined by the claims appended hereto.
Claims (28)
1. A method for reading non-volatile memory arranged in columns and rows, comprising the steps of:
selecting a word-line WLn to be read;
reading an adjacent word line (WLn+1) written after word line WLn;
determining whether the adjacent word line a threshold voltage greater than a check voltage; and
if the data state of the adjacent word line is above a check voltage, reading a selected bit in word line WLn by selectively adjusting at least one read parameter.
2. The method of claim 1 wherein the check voltage comprises an independently set threshold voltage.
3. The method of claim 1 wherein the read parameter is the sense voltage.
4. The method of claim 3 wherein the step of reading the bit includes increasing the sense voltage.
5. The method of claim 4 wherein the step of increasing the sense voltage includes increasing the sense voltage by an amount equal to a fraction of the maximum coupling effect of the adjacent bit on the selected bit.
6. The method of claim 5 wherein the fraction is one-half.
7. The method of claim 6 wherein the step of reading the bit includes decreasing the pre-charge voltage.
8. The method of claim 7 wherein the step of decreasing the pre-charge voltage includes decreasing the sense voltage by an amount equal to a fraction of the maximum coupling effect of the adjacent bit on the selected bit.
9. The method of claim 1 wherein the method includes the step, following the step of reading an adjacent word line, of determining whether a bit in word line WLn+1 adjacent to the selected bit has a threshold voltage above a check voltage.
10. The method of claim 9 wherein said step of reading the selected bit occurs only if said bit in word line WLn+1 is greater than the check voltage.
11. The method of claim 10 wherein the check voltage is one half of the voltage threshold distribution.
12. The method of claim 1 wherein the bits hold a multi-state memory, the step of reading an adjacent word line includes determining the threshold voltage state of the bit.
13. The method of claim 12 wherein the step of reading includes reading the bit at least three times.
14. The method of claim 13 wherein the step of reading the selected bit includes decreasing the sense voltage by an amount equal to the coupling effect of the adjacent bit on the selected bit.
15. The method of claim 13 wherein the step of reading the selected bit includes increasing the pre-charge voltage by an amount equal to the coupling effect of the adjacent bit on the selected bit.
16. The method of claim 1 wherein said at least one read parameter includes both the pre-charge voltage and the sense voltage.
17. A method for reading non-volatile memory arranged in columns and rows, comprising the steps of:
determining a selected bit to be read in a first word-line;
reading an adjacent word line written after the first word line;
determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check voltage; and
if the adjacent bit has a threshold voltage greater than the check value, reading the selected bit in said first word line by selectively adjusting at least one read parameter.
18. The method of claim 17 wherein the read parameter is the sense voltage.
19. The method of claim 18 wherein the step of reading the selected bit includes increasing the sense voltage.
20. The method of claim 19 wherein the step of increasing the sense voltage includes increasing the sense voltage by an amount equal to one-half of the maximum coupling effect of the adjacent bit on the selected bit.
21. The method of claim 20 wherein the step of reading the selected bit includes decreasing the pre-charge voltage.
22. The method of claim 21 wherein the step of decreasing the pre-charge voltage includes decreasing the sense voltage by an amount equal to one-half of the maximum coupling effect of the adjacent bit on the selected bit.
23. The method of claim 17 wherein the check voltage is one half of the voltage threshold distribution of a multi-state cell array.
24. A memory system including code enabling reading data from the system, comprising:
an array of multi-state memory cells arranged in rows and columns;
a controller executing said code, the code performing the steps of:
determining a selected bit to be read in a first row-line;
reading an adjacent row line written after the first row line;
determining whether a bit adjacent to the selected bit has a threshold voltage greater than a check voltage; and
if the adjacent bit has a threshold voltage greater than the check voltage, reading the selected bit in the first row line by selectively adjusting at least one of the sense voltage or the pre-charge voltage.
25. The system of claim 24 wherein selectively adjusting includes increasing the sense voltage.
26. The system of claim 24 wherein selectively adjusting includes decreasing the pre-charge voltage.
27. The system of claim 24 wherein the step of reading the selected bit includes adjusting both a pre-charge voltage and a sense voltage.
28. The system of claim 24 wherein the check voltage is one half of a voltage threshold distribution of a multi-state cell array.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/061,545 US20080180998A1 (en) | 2004-01-26 | 2008-04-02 | Method of reading nand memory to compensate for coupling between storage elements |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/765,693 US7372730B2 (en) | 2004-01-26 | 2004-01-26 | Method of reading NAND memory to compensate for coupling between storage elements |
US12/061,545 US20080180998A1 (en) | 2004-01-26 | 2008-04-02 | Method of reading nand memory to compensate for coupling between storage elements |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/765,693 Continuation US7372730B2 (en) | 2004-01-26 | 2004-01-26 | Method of reading NAND memory to compensate for coupling between storage elements |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080180998A1 true US20080180998A1 (en) | 2008-07-31 |
Family
ID=34795541
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/765,693 Expired - Fee Related US7372730B2 (en) | 2004-01-26 | 2004-01-26 | Method of reading NAND memory to compensate for coupling between storage elements |
US12/061,545 Abandoned US20080180998A1 (en) | 2004-01-26 | 2008-04-02 | Method of reading nand memory to compensate for coupling between storage elements |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/765,693 Expired - Fee Related US7372730B2 (en) | 2004-01-26 | 2004-01-26 | Method of reading NAND memory to compensate for coupling between storage elements |
Country Status (7)
Country | Link |
---|---|
US (2) | US7372730B2 (en) |
EP (1) | EP1711949A1 (en) |
JP (1) | JP4855271B2 (en) |
KR (1) | KR100899193B1 (en) |
CN (1) | CN1926635B (en) |
TW (1) | TWI266322B (en) |
WO (1) | WO2005073978A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100302858A1 (en) * | 2009-05-28 | 2010-12-02 | Micron Technology, Inc. | Data line management in a memory device |
US20130141985A1 (en) * | 2011-01-14 | 2013-06-06 | Micron Technology, Inc. | Methods, devices, and systems for adjusting sensing voltages in devices |
Families Citing this family (173)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7372730B2 (en) * | 2004-01-26 | 2008-05-13 | Sandisk Corporation | Method of reading NAND memory to compensate for coupling between storage elements |
US7490283B2 (en) | 2004-05-13 | 2009-02-10 | Sandisk Corporation | Pipelined data relocation and improved chip architectures |
US7849381B2 (en) | 2004-12-21 | 2010-12-07 | Sandisk Corporation | Method for copying data in reprogrammable non-volatile memory |
US7463521B2 (en) * | 2005-04-01 | 2008-12-09 | Sandisk Corporation | Method for non-volatile memory with managed execution of cached data |
US7206230B2 (en) | 2005-04-01 | 2007-04-17 | Sandisk Corporation | Use of data latches in cache operations of non-volatile memories |
US7447078B2 (en) * | 2005-04-01 | 2008-11-04 | Sandisk Corporation | Method for non-volatile memory with background data latch caching during read operations |
US7196946B2 (en) * | 2005-04-05 | 2007-03-27 | Sandisk Corporation | Compensating for coupling in non-volatile storage |
US7196928B2 (en) * | 2005-04-05 | 2007-03-27 | Sandisk Corporation | Compensating for coupling during read operations of non-volatile memory |
US7187585B2 (en) * | 2005-04-05 | 2007-03-06 | Sandisk Corporation | Read operation for non-volatile storage that includes compensation for coupling |
US7193898B2 (en) * | 2005-06-20 | 2007-03-20 | Sandisk Corporation | Compensation currents in non-volatile memory read operations |
US7289344B2 (en) * | 2005-11-10 | 2007-10-30 | Sandisk Corporation | Reverse coupling effect with timing information for non-volatile memory |
US7289348B2 (en) * | 2005-11-10 | 2007-10-30 | Sandisk Corporation | Reverse coupling effect with timing information |
WO2007058846A1 (en) * | 2005-11-10 | 2007-05-24 | Sandisk Corporation | Reverse coupling effect with timing information |
JP4177847B2 (en) | 2006-01-06 | 2008-11-05 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US7453723B2 (en) * | 2006-03-01 | 2008-11-18 | Micron Technology, Inc. | Memory with weighted multi-page read |
US7499319B2 (en) * | 2006-03-03 | 2009-03-03 | Sandisk Corporation | Read operation for non-volatile storage with compensation for coupling |
JP4954223B2 (en) | 2006-03-03 | 2012-06-13 | サンディスク コーポレイション | Read operation for non-volatile memory with compensation for floating gate coupling |
US7436733B2 (en) * | 2006-03-03 | 2008-10-14 | Sandisk Corporation | System for performing read operation on non-volatile storage with compensation for coupling |
EP2016590B1 (en) | 2006-05-05 | 2011-10-26 | SanDisk Corporation | Non-volatile memory with background data latch caching during read operations and methods therefor |
KR101202537B1 (en) | 2006-05-12 | 2012-11-19 | 애플 인크. | Combined distortion estimation and error correction coding for memory devices |
WO2007132452A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies | Reducing programming error in memory devices |
CN103258572B (en) | 2006-05-12 | 2016-12-07 | 苹果公司 | Distortion estimation in storage device and elimination |
US8239735B2 (en) | 2006-05-12 | 2012-08-07 | Apple Inc. | Memory Device with adaptive capacity |
US7440331B2 (en) * | 2006-06-01 | 2008-10-21 | Sandisk Corporation | Verify operation for non-volatile storage using different voltages |
US7457163B2 (en) * | 2006-06-01 | 2008-11-25 | Sandisk Corporation | System for verifying non-volatile storage using different voltages |
US7310272B1 (en) * | 2006-06-02 | 2007-12-18 | Sandisk Corporation | System for performing data pattern sensitivity compensation using different voltage |
US7450421B2 (en) * | 2006-06-02 | 2008-11-11 | Sandisk Corporation | Data pattern sensitivity compensation using different voltage |
US7352628B2 (en) * | 2006-06-19 | 2008-04-01 | Sandisk Corporation | Systems for programming differently sized margins and sensing with compensations at select states for improved read operations in a non-volatile memory |
US7606084B2 (en) * | 2006-06-19 | 2009-10-20 | Sandisk Corporation | Programming differently sized margins and sensing with compensations at select states for improved read operations in non-volatile memory |
US7885119B2 (en) | 2006-07-20 | 2011-02-08 | Sandisk Corporation | Compensating for coupling during programming |
US7522454B2 (en) * | 2006-07-20 | 2009-04-21 | Sandisk Corporation | Compensating for coupling based on sensing a neighbor using coupling |
US7400535B2 (en) | 2006-07-20 | 2008-07-15 | Sandisk Corporation | System that compensates for coupling during programming |
US7495953B2 (en) * | 2006-07-20 | 2009-02-24 | Sandisk Corporation | System for configuring compensation |
US7506113B2 (en) * | 2006-07-20 | 2009-03-17 | Sandisk Corporation | Method for configuring compensation |
US7443729B2 (en) * | 2006-07-20 | 2008-10-28 | Sandisk Corporation | System that compensates for coupling based on sensing a neighbor using coupling |
US7369434B2 (en) * | 2006-08-14 | 2008-05-06 | Micron Technology, Inc. | Flash memory with multi-bit read |
US8060806B2 (en) | 2006-08-27 | 2011-11-15 | Anobit Technologies Ltd. | Estimation of non-linear distortion in memory devices |
JP4892307B2 (en) * | 2006-09-08 | 2012-03-07 | 株式会社東芝 | Nonvolatile semiconductor storage device |
WO2008042605A1 (en) * | 2006-09-29 | 2008-04-10 | Sandisk Corporation | Reverse reading in non-volatile memory with compensation for coupling |
US7447076B2 (en) * | 2006-09-29 | 2008-11-04 | Sandisk Corporation | Systems for reverse reading in non-volatile memory with compensation for coupling |
US7684247B2 (en) * | 2006-09-29 | 2010-03-23 | Sandisk Corporation | Reverse reading in non-volatile memory with compensation for coupling |
WO2008053472A2 (en) | 2006-10-30 | 2008-05-08 | Anobit Technologies Ltd. | Reading memory cells using multiple thresholds |
US7821826B2 (en) | 2006-10-30 | 2010-10-26 | Anobit Technologies, Ltd. | Memory cell readout using successive approximation |
US7924648B2 (en) | 2006-11-28 | 2011-04-12 | Anobit Technologies Ltd. | Memory power and performance management |
WO2008068747A2 (en) | 2006-12-03 | 2008-06-12 | Anobit Technologies Ltd. | Automatic defect management in memory devices |
US7900102B2 (en) | 2006-12-17 | 2011-03-01 | Anobit Technologies Ltd. | High-speed programming of memory devices |
WO2008083132A2 (en) * | 2006-12-28 | 2008-07-10 | Sandisk Corporation | Complete word line look ahead with efficient data latch assignment in non-volatile memory read operations |
US7616506B2 (en) * | 2006-12-28 | 2009-11-10 | Sandisk Corporation | Systems for complete word line look ahead with efficient data latch assignment in non-volatile memory read operations |
US7616505B2 (en) * | 2006-12-28 | 2009-11-10 | Sandisk Corporation | Complete word line look ahead with efficient data latch assignment in non-volatile memory read operations |
US7606070B2 (en) * | 2006-12-29 | 2009-10-20 | Sandisk Corporation | Systems for margined neighbor reading for non-volatile memory read operations including coupling compensation |
US7440324B2 (en) * | 2006-12-29 | 2008-10-21 | Sandisk Corporation | Apparatus with alternating read mode |
US7495962B2 (en) * | 2006-12-29 | 2009-02-24 | Sandisk Corporation | Alternating read mode |
TWI380311B (en) | 2006-12-29 | 2012-12-21 | Sandisk Technologies Inc | Systems and methods for margined neighbor reading for non-volatile memory read operations including coupling compensation |
CN101627443B (en) * | 2006-12-29 | 2012-10-03 | 桑迪士克股份有限公司 | Reading of a nonvolatile memory cell by taking account of the stored state of a neighboring memory cell |
EP2084710B1 (en) * | 2006-12-29 | 2018-08-22 | SanDisk Technologies LLC | Resistance sensing and compensation for non-volatile storage |
US7518923B2 (en) * | 2006-12-29 | 2009-04-14 | Sandisk Corporation | Margined neighbor reading for non-volatile memory read operations including coupling compensation |
US8151166B2 (en) | 2007-01-24 | 2012-04-03 | Anobit Technologies Ltd. | Reduction of back pattern dependency effects in memory devices |
US7751240B2 (en) * | 2007-01-24 | 2010-07-06 | Anobit Technologies Ltd. | Memory device with negative thresholds |
CN101715595A (en) | 2007-03-12 | 2010-05-26 | 爱诺彼得技术有限责任公司 | Adaptive estimation of memory cell read thresholds |
KR100865821B1 (en) * | 2007-03-14 | 2008-10-28 | 주식회사 하이닉스반도체 | Read method of non volatile memory device |
US8001320B2 (en) | 2007-04-22 | 2011-08-16 | Anobit Technologies Ltd. | Command interface for memory devices |
US8429493B2 (en) | 2007-05-12 | 2013-04-23 | Apple Inc. | Memory device with internal signap processing unit |
US8234545B2 (en) | 2007-05-12 | 2012-07-31 | Apple Inc. | Data storage with incremental redundancy |
ITRM20070273A1 (en) * | 2007-05-16 | 2008-11-17 | Micron Technology Inc | READING OF NON-VOLATILE MEMORY CELLS AT MUTIPLE LEVEL. |
KR100891005B1 (en) * | 2007-06-28 | 2009-03-31 | 삼성전자주식회사 | Flash memory device compensating it's read voltage margin and method for adjusting read voltage thereof |
KR100888842B1 (en) * | 2007-06-28 | 2009-03-17 | 삼성전자주식회사 | Flash memory device optimizing read voltage and method for optimizing read voltage thereof |
KR101411976B1 (en) * | 2007-07-09 | 2014-06-27 | 삼성전자주식회사 | Flash memory system and error correction method thereof |
US7925936B1 (en) | 2007-07-13 | 2011-04-12 | Anobit Technologies Ltd. | Memory device with non-uniform programming levels |
US8259497B2 (en) | 2007-08-06 | 2012-09-04 | Apple Inc. | Programming schemes for multi-level analog memory cells |
KR101425958B1 (en) | 2007-09-06 | 2014-08-04 | 삼성전자주식회사 | Memory system capable of storing multi-bit data and its read method |
JP4510060B2 (en) * | 2007-09-14 | 2010-07-21 | 株式会社東芝 | Read / write control method for nonvolatile semiconductor memory device |
US8174905B2 (en) | 2007-09-19 | 2012-05-08 | Anobit Technologies Ltd. | Programming orders for reducing distortion in arrays of multi-level analog memory cells |
US7773413B2 (en) | 2007-10-08 | 2010-08-10 | Anobit Technologies Ltd. | Reliable data storage in analog memory cells in the presence of temperature variations |
US8068360B2 (en) | 2007-10-19 | 2011-11-29 | Anobit Technologies Ltd. | Reading analog memory cells using built-in multi-threshold commands |
US8527819B2 (en) | 2007-10-19 | 2013-09-03 | Apple Inc. | Data storage in analog memory cell arrays having erase failures |
US8000141B1 (en) | 2007-10-19 | 2011-08-16 | Anobit Technologies Ltd. | Compensation for voltage drifts in analog memory cells |
KR101509836B1 (en) | 2007-11-13 | 2015-04-06 | 애플 인크. | Optimized selection of memory units in multi-unit memory devices |
US8225181B2 (en) | 2007-11-30 | 2012-07-17 | Apple Inc. | Efficient re-read operations from memory devices |
US8209588B2 (en) | 2007-12-12 | 2012-06-26 | Anobit Technologies Ltd. | Efficient interference cancellation in analog memory cell arrays |
US8456905B2 (en) | 2007-12-16 | 2013-06-04 | Apple Inc. | Efficient data storage in multi-plane memory devices |
US8085586B2 (en) | 2007-12-27 | 2011-12-27 | Anobit Technologies Ltd. | Wear level estimation in analog memory cells |
US8156398B2 (en) | 2008-02-05 | 2012-04-10 | Anobit Technologies Ltd. | Parameter estimation based on error correction code parity check equations |
US7924587B2 (en) | 2008-02-21 | 2011-04-12 | Anobit Technologies Ltd. | Programming of analog memory cells using a single programming pulse per state transition |
US7864573B2 (en) | 2008-02-24 | 2011-01-04 | Anobit Technologies Ltd. | Programming analog memory cells for reduced variance after retention |
US8230300B2 (en) | 2008-03-07 | 2012-07-24 | Apple Inc. | Efficient readout from analog memory cells using data compression |
US8059457B2 (en) | 2008-03-18 | 2011-11-15 | Anobit Technologies Ltd. | Memory device with multiple-accuracy read commands |
US8400858B2 (en) | 2008-03-18 | 2013-03-19 | Apple Inc. | Memory device with reduced sense time readout |
US7848144B2 (en) * | 2008-06-16 | 2010-12-07 | Sandisk Corporation | Reverse order page writing in flash memories |
US7808831B2 (en) * | 2008-06-30 | 2010-10-05 | Sandisk Corporation | Read disturb mitigation in non-volatile memory |
US8498151B1 (en) | 2008-08-05 | 2013-07-30 | Apple Inc. | Data storage in analog memory cells using modified pass voltages |
US7924613B1 (en) | 2008-08-05 | 2011-04-12 | Anobit Technologies Ltd. | Data storage in analog memory cells with protection against programming interruption |
US7876611B2 (en) * | 2008-08-08 | 2011-01-25 | Sandisk Corporation | Compensating for coupling during read operations in non-volatile storage |
US8169825B1 (en) | 2008-09-02 | 2012-05-01 | Anobit Technologies Ltd. | Reliable data storage in analog memory cells subjected to long retention periods |
US8949684B1 (en) | 2008-09-02 | 2015-02-03 | Apple Inc. | Segmented data storage |
US8482978B1 (en) | 2008-09-14 | 2013-07-09 | Apple Inc. | Estimation of memory cell read thresholds by sampling inside programming level distribution intervals |
US8000135B1 (en) | 2008-09-14 | 2011-08-16 | Anobit Technologies Ltd. | Estimation of memory cell read thresholds by sampling inside programming level distribution intervals |
KR101468149B1 (en) | 2008-09-19 | 2014-12-03 | 삼성전자주식회사 | Flash memory device and systems and reading methods thereof |
ITRM20080543A1 (en) * | 2008-10-09 | 2010-04-10 | Micron Technology Inc | ARCHITECTURE AND METHOD FOR MEMORY PROGRAMMING. |
US8239734B1 (en) | 2008-10-15 | 2012-08-07 | Apple Inc. | Efficient data storage in storage device arrays |
US8713330B1 (en) | 2008-10-30 | 2014-04-29 | Apple Inc. | Data scrambling in memory devices |
JP2010118123A (en) * | 2008-11-14 | 2010-05-27 | Toshiba Corp | Semiconductor storage device |
US8208304B2 (en) | 2008-11-16 | 2012-06-26 | Anobit Technologies Ltd. | Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N |
JP2010140521A (en) * | 2008-12-09 | 2010-06-24 | Powerchip Semiconductor Corp | Non-volatile semiconductor memory device, and method of reading the same |
KR101642465B1 (en) * | 2008-12-12 | 2016-07-25 | 삼성전자주식회사 | Access method of non-volatile memory device |
US8248831B2 (en) | 2008-12-31 | 2012-08-21 | Apple Inc. | Rejuvenation of analog memory cells |
US7813181B2 (en) * | 2008-12-31 | 2010-10-12 | Sandisk Corporation | Non-volatile memory and method for sensing with pipelined corrections for neighboring perturbations |
US8174857B1 (en) | 2008-12-31 | 2012-05-08 | Anobit Technologies Ltd. | Efficient readout schemes for analog memory cell devices using multiple read threshold sets |
US7974133B2 (en) * | 2009-01-06 | 2011-07-05 | Sandisk Technologies Inc. | Robust sensing circuit and method |
US8924661B1 (en) | 2009-01-18 | 2014-12-30 | Apple Inc. | Memory system including a controller and processors associated with memory devices |
US8228701B2 (en) | 2009-03-01 | 2012-07-24 | Apple Inc. | Selective activation of programming schemes in analog memory cell arrays |
KR101552210B1 (en) * | 2009-03-10 | 2015-09-10 | 삼성전자주식회사 | Nonvolatile memory device and read method thereof |
JP2010218637A (en) * | 2009-03-17 | 2010-09-30 | Toshiba Corp | Semiconductor storage and method of controlling the same |
US8259506B1 (en) | 2009-03-25 | 2012-09-04 | Apple Inc. | Database of memory read thresholds |
US8832354B2 (en) | 2009-03-25 | 2014-09-09 | Apple Inc. | Use of host system resources by memory controller |
US8238157B1 (en) | 2009-04-12 | 2012-08-07 | Apple Inc. | Selective re-programming of analog memory cells |
US7898864B2 (en) * | 2009-06-24 | 2011-03-01 | Sandisk Corporation | Read operation for memory with compensation for coupling based on write-erase cycles |
US8479080B1 (en) | 2009-07-12 | 2013-07-02 | Apple Inc. | Adaptive over-provisioning in memory systems |
US8130544B2 (en) * | 2009-08-17 | 2012-03-06 | Skymedi Corporation | Method of reducing bit error rate for a flash memory |
US8495465B1 (en) | 2009-10-15 | 2013-07-23 | Apple Inc. | Error correction coding over multiple memory pages |
US8677054B1 (en) | 2009-12-16 | 2014-03-18 | Apple Inc. | Memory management schemes for non-volatile memory devices |
US8694814B1 (en) | 2010-01-10 | 2014-04-08 | Apple Inc. | Reuse of host hibernation storage space by memory controller |
US8572311B1 (en) | 2010-01-11 | 2013-10-29 | Apple Inc. | Redundant data storage in multi-die memory systems |
US8213255B2 (en) * | 2010-02-19 | 2012-07-03 | Sandisk Technologies Inc. | Non-volatile storage with temperature compensation based on neighbor state information |
US8233324B2 (en) | 2010-03-25 | 2012-07-31 | Sandisk Il Ltd. | Simultaneous multi-state read or verify in non-volatile storage |
US8189410B1 (en) | 2010-04-27 | 2012-05-29 | Bruce Lee Morton | Memory device and method thereof |
US8339873B1 (en) | 2010-04-27 | 2012-12-25 | Bruce Lee Morton | Memory device and method thereof |
US9099169B1 (en) | 2010-04-27 | 2015-08-04 | Tagmatech, Llc | Memory device and method thereof |
US8208310B2 (en) * | 2010-05-04 | 2012-06-26 | Sandisk Technologies Inc. | Mitigating channel coupling effects during sensing of non-volatile storage elements |
US8694853B1 (en) | 2010-05-04 | 2014-04-08 | Apple Inc. | Read commands for reading interfering memory cells |
US8572423B1 (en) | 2010-06-22 | 2013-10-29 | Apple Inc. | Reducing peak current in memory systems |
US8595591B1 (en) | 2010-07-11 | 2013-11-26 | Apple Inc. | Interference-aware assignment of programming levels in analog memory cells |
US9104580B1 (en) | 2010-07-27 | 2015-08-11 | Apple Inc. | Cache memory for hybrid disk drives |
US8645794B1 (en) | 2010-07-31 | 2014-02-04 | Apple Inc. | Data storage in analog memory cells using a non-integer number of bits per cell |
US8856475B1 (en) | 2010-08-01 | 2014-10-07 | Apple Inc. | Efficient selection of memory blocks for compaction |
US8310870B2 (en) | 2010-08-03 | 2012-11-13 | Sandisk Technologies Inc. | Natural threshold voltage distribution compaction in non-volatile memory |
US8694854B1 (en) | 2010-08-17 | 2014-04-08 | Apple Inc. | Read threshold setting based on soft readout statistics |
US8625343B2 (en) * | 2010-09-09 | 2014-01-07 | Macronix International Co., Ltd. | Method and apparatus for reducing read disturb in memory |
US9021181B1 (en) | 2010-09-27 | 2015-04-28 | Apple Inc. | Memory management for unifying memory cell conditions by using maximum time intervals |
CN102446556B (en) * | 2010-10-08 | 2015-02-11 | 旺宏电子股份有限公司 | Memory and method using same |
US8472280B2 (en) | 2010-12-21 | 2013-06-25 | Sandisk Technologies Inc. | Alternate page by page programming scheme |
US8099652B1 (en) * | 2010-12-23 | 2012-01-17 | Sandisk Corporation | Non-volatile memory and methods with reading soft bits in non uniform schemes |
US8374028B2 (en) * | 2011-01-19 | 2013-02-12 | Micron Technology, Inc. | Sense operation in a memory device |
JP5426600B2 (en) | 2011-03-30 | 2014-02-26 | 株式会社東芝 | Semiconductor memory |
KR101913291B1 (en) | 2011-09-09 | 2018-12-28 | 삼성전자주식회사 | Non-volatile memory device, read method of data in the same and recording medium |
JP5355667B2 (en) * | 2011-11-21 | 2013-11-27 | 株式会社東芝 | Memory system |
US9754683B2 (en) | 2012-03-29 | 2017-09-05 | Intel Corporation | Method and system to obtain state confidence data using multistrobe read of a non-volatile memory |
US9171627B2 (en) | 2012-04-11 | 2015-10-27 | Aplus Flash Technology, Inc. | Non-boosting program inhibit scheme in NAND design |
US9087595B2 (en) | 2012-04-20 | 2015-07-21 | Aplus Flash Technology, Inc. | Shielding 2-cycle half-page read and program schemes for advanced NAND flash design |
KR101934892B1 (en) | 2012-10-17 | 2019-01-04 | 삼성전자 주식회사 | Method for determining deterioration state of memory device and memory system using method thereof |
KR102089532B1 (en) | 2013-02-06 | 2020-03-16 | 삼성전자주식회사 | Memory controller, memory system and operating method of memory controller |
JP5814961B2 (en) * | 2013-02-26 | 2015-11-17 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP2014225310A (en) * | 2013-05-16 | 2014-12-04 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US9183940B2 (en) | 2013-05-21 | 2015-11-10 | Aplus Flash Technology, Inc. | Low disturbance, power-consumption, and latency in NAND read and program-verify operations |
US9263137B2 (en) | 2013-06-27 | 2016-02-16 | Aplus Flash Technology, Inc. | NAND array architecture for multiple simutaneous program and read |
KR102127416B1 (en) | 2013-06-27 | 2020-06-26 | 삼성전자주식회사 | Nonvolatile memory device, memory system having the same, and reading method thereof |
WO2015013689A2 (en) | 2013-07-25 | 2015-01-29 | Aplus Flash Technology, Inc. | Nand array hiarchical bl structures for multiple-wl and all -bl simultaneous erase, erase-verify, program, program-verify, and read operations |
WO2015037159A1 (en) | 2013-09-13 | 2015-03-19 | 株式会社 東芝 | Semiconductor memory device and memory system |
US9293205B2 (en) | 2013-09-14 | 2016-03-22 | Aplus Flash Technology, Inc | Multi-task concurrent/pipeline NAND operations on all planes |
KR102090677B1 (en) | 2013-09-16 | 2020-03-18 | 삼성전자주식회사 | Non-volatile memory device and method of operation thereof |
WO2015100434A2 (en) | 2013-12-25 | 2015-07-02 | Aplus Flash Technology, Inc | A HYBRID NAND WITH ALL-BL m-PAGE OPERATION SCHEME |
US20150262693A1 (en) * | 2014-03-13 | 2015-09-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US9552251B2 (en) | 2014-04-22 | 2017-01-24 | Sandisk Technologies Llc | Neighboring word line program disturb countermeasure for charge-trapping memory |
WO2016014731A1 (en) | 2014-07-22 | 2016-01-28 | Aplus Flash Technology, Inc. | Yukai vsl-based vt-compensation for nand memory |
KR102318561B1 (en) | 2014-08-19 | 2021-11-01 | 삼성전자주식회사 | Storage device and operating method of storage device |
US9847135B2 (en) * | 2015-01-30 | 2017-12-19 | Toshiba Memory Corporation | Memory device and method of reading data |
US9711211B2 (en) | 2015-10-29 | 2017-07-18 | Sandisk Technologies Llc | Dynamic threshold voltage compaction for non-volatile memory |
TWI693604B (en) * | 2018-03-06 | 2020-05-11 | 深圳衡宇芯片科技有限公司 | Method and system for determining bit values in non-volatile memory |
JP2021131919A (en) | 2020-02-20 | 2021-09-09 | キオクシア株式会社 | Semiconductor storage device and reading method thereof |
JP2021140847A (en) | 2020-03-05 | 2021-09-16 | キオクシア株式会社 | Semiconductor storage device |
KR20220010210A (en) * | 2020-07-17 | 2022-01-25 | 삼성전자주식회사 | Storage device and the read operating method thereof |
US11393540B2 (en) * | 2020-10-26 | 2022-07-19 | Western Digital Technologies, Inc. | Adjacent memory cell interference mitigation |
US11556416B2 (en) | 2021-05-05 | 2023-01-17 | Apple Inc. | Controlling memory readout reliability and throughput by adjusting distance between read thresholds |
US11847342B2 (en) | 2021-07-28 | 2023-12-19 | Apple Inc. | Efficient transfer of hard data and confidence levels in reading a nonvolatile memory |
Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5120671A (en) * | 1990-11-29 | 1992-06-09 | Intel Corporation | Process for self aligning a source region with a field oxide region and a polysilicon gate |
US5467306A (en) * | 1993-10-04 | 1995-11-14 | Texas Instruments Incorporated | Method of using source bias to increase threshold voltages and/or to correct for over-erasure of flash eproms |
US5761222A (en) * | 1994-09-30 | 1998-06-02 | Sgs-Thomson Microelectronics, S.R.L. | Memory device having error detection and correction function, and methods for reading, writing and erasing the memory device |
US5867429A (en) * | 1997-11-19 | 1999-02-02 | Sandisk Corporation | High density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates |
US5991202A (en) * | 1998-09-24 | 1999-11-23 | Advanced Micro Devices, Inc. | Method for reducing program disturb during self-boosting in a NAND flash memory |
US6061270A (en) * | 1997-12-31 | 2000-05-09 | Samsung Electronics Co., Ltd. | Method for programming a non-volatile memory device with program disturb control |
US6134141A (en) * | 1998-12-31 | 2000-10-17 | Sandisk Corporation | Dynamic write process for high bandwidth multi-bit-per-cell and analog/multi-level non-volatile memories |
US6154391A (en) * | 1997-09-18 | 2000-11-28 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US6175522B1 (en) * | 1999-09-30 | 2001-01-16 | Advanced Micro Devices, Inc. | Read operation scheme for a high-density, low voltage, and superior reliability nand flash memory device |
US6228782B1 (en) * | 1999-05-11 | 2001-05-08 | Advanced Micro Devices, Inc. | Core field isolation for a NAND flash memory |
US6240016B1 (en) * | 1999-12-17 | 2001-05-29 | Advanced Micro Devices, Inc. | Method to reduce read gate disturb for flash EEPROM application |
US6380033B1 (en) * | 1999-09-20 | 2002-04-30 | Advanced Micro Devices, Inc. | Process to improve read disturb for NAND flash memory devices |
US6424566B1 (en) * | 2001-02-08 | 2002-07-23 | Advanced Micro Devices, Inc. | Program reconnaissance to eliminate variations in vt distributions of multi-level cell flash memory designs |
US20020118574A1 (en) * | 2001-02-26 | 2002-08-29 | Geoffrey Gongwer | Non-volatile memory with improved programming and method therefor |
US6456528B1 (en) * | 2001-09-17 | 2002-09-24 | Sandisk Corporation | Selective operation of a multi-state non-volatile memory system in a binary mode |
US6469933B2 (en) * | 2000-11-22 | 2002-10-22 | Samsung Electronics Co., Ltd. | Flash memory device capable of preventing program disturb and method for programming the same |
US6490200B2 (en) * | 2000-03-27 | 2002-12-03 | Sandisk Corporation | Non-volatile memory with improved sensing and method therefor |
US6493265B2 (en) * | 1999-02-08 | 2002-12-10 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US20030002348A1 (en) * | 2001-06-27 | 2003-01-02 | Sandisk Corporation | Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states |
US6529412B1 (en) * | 2002-01-16 | 2003-03-04 | Advanced Micro Devices, Inc. | Source side sensing scheme for virtual ground read of flash eprom array with adjacent bit precharge |
US6542407B1 (en) * | 2002-01-18 | 2003-04-01 | Sandisk Corporation | Techniques of recovering data from memory cells affected by field coupling with adjacent memory cells |
US6570785B1 (en) * | 2000-10-31 | 2003-05-27 | Sandisk Corporation | Method of reducing disturbs in non-volatile memory |
US20040213031A1 (en) * | 2003-04-22 | 2004-10-28 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and electric device with the same |
US20050162913A1 (en) * | 2004-01-26 | 2005-07-28 | Jian Chen | Method of reading NAND memory to compensate for coupling between storage elements |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0157342B1 (en) | 1995-06-09 | 1998-12-01 | 김광호 | Voltage sensing method of nonvolatile semiconductor memory |
US6621739B2 (en) * | 2002-01-18 | 2003-09-16 | Sandisk Corporation | Reducing the effects of noise in non-volatile memories through multiple reads |
-
2004
- 2004-01-26 US US10/765,693 patent/US7372730B2/en not_active Expired - Fee Related
-
2005
- 2005-01-13 WO PCT/US2005/001135 patent/WO2005073978A1/en active Application Filing
- 2005-01-13 JP JP2006551163A patent/JP4855271B2/en not_active Expired - Fee Related
- 2005-01-13 EP EP05705667A patent/EP1711949A1/en not_active Withdrawn
- 2005-01-13 CN CN2005800065062A patent/CN1926635B/en not_active Expired - Fee Related
- 2005-01-13 KR KR1020067016786A patent/KR100899193B1/en not_active IP Right Cessation
- 2005-01-26 TW TW094102239A patent/TWI266322B/en not_active IP Right Cessation
-
2008
- 2008-04-02 US US12/061,545 patent/US20080180998A1/en not_active Abandoned
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5120671A (en) * | 1990-11-29 | 1992-06-09 | Intel Corporation | Process for self aligning a source region with a field oxide region and a polysilicon gate |
US5467306A (en) * | 1993-10-04 | 1995-11-14 | Texas Instruments Incorporated | Method of using source bias to increase threshold voltages and/or to correct for over-erasure of flash eproms |
US5761222A (en) * | 1994-09-30 | 1998-06-02 | Sgs-Thomson Microelectronics, S.R.L. | Memory device having error detection and correction function, and methods for reading, writing and erasing the memory device |
US6154391A (en) * | 1997-09-18 | 2000-11-28 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US5867429A (en) * | 1997-11-19 | 1999-02-02 | Sandisk Corporation | High density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates |
US6061270A (en) * | 1997-12-31 | 2000-05-09 | Samsung Electronics Co., Ltd. | Method for programming a non-volatile memory device with program disturb control |
US5991202A (en) * | 1998-09-24 | 1999-11-23 | Advanced Micro Devices, Inc. | Method for reducing program disturb during self-boosting in a NAND flash memory |
US6134141A (en) * | 1998-12-31 | 2000-10-17 | Sandisk Corporation | Dynamic write process for high bandwidth multi-bit-per-cell and analog/multi-level non-volatile memories |
US6493265B2 (en) * | 1999-02-08 | 2002-12-10 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US6228782B1 (en) * | 1999-05-11 | 2001-05-08 | Advanced Micro Devices, Inc. | Core field isolation for a NAND flash memory |
US6380033B1 (en) * | 1999-09-20 | 2002-04-30 | Advanced Micro Devices, Inc. | Process to improve read disturb for NAND flash memory devices |
US6175522B1 (en) * | 1999-09-30 | 2001-01-16 | Advanced Micro Devices, Inc. | Read operation scheme for a high-density, low voltage, and superior reliability nand flash memory device |
US6240016B1 (en) * | 1999-12-17 | 2001-05-29 | Advanced Micro Devices, Inc. | Method to reduce read gate disturb for flash EEPROM application |
US6490200B2 (en) * | 2000-03-27 | 2002-12-03 | Sandisk Corporation | Non-volatile memory with improved sensing and method therefor |
US6570785B1 (en) * | 2000-10-31 | 2003-05-27 | Sandisk Corporation | Method of reducing disturbs in non-volatile memory |
US6469933B2 (en) * | 2000-11-22 | 2002-10-22 | Samsung Electronics Co., Ltd. | Flash memory device capable of preventing program disturb and method for programming the same |
US6424566B1 (en) * | 2001-02-08 | 2002-07-23 | Advanced Micro Devices, Inc. | Program reconnaissance to eliminate variations in vt distributions of multi-level cell flash memory designs |
US20020118574A1 (en) * | 2001-02-26 | 2002-08-29 | Geoffrey Gongwer | Non-volatile memory with improved programming and method therefor |
US20030002348A1 (en) * | 2001-06-27 | 2003-01-02 | Sandisk Corporation | Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states |
US6522580B2 (en) * | 2001-06-27 | 2003-02-18 | Sandisk Corporation | Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states |
US6456528B1 (en) * | 2001-09-17 | 2002-09-24 | Sandisk Corporation | Selective operation of a multi-state non-volatile memory system in a binary mode |
US6529412B1 (en) * | 2002-01-16 | 2003-03-04 | Advanced Micro Devices, Inc. | Source side sensing scheme for virtual ground read of flash eprom array with adjacent bit precharge |
US6542407B1 (en) * | 2002-01-18 | 2003-04-01 | Sandisk Corporation | Techniques of recovering data from memory cells affected by field coupling with adjacent memory cells |
US20040213031A1 (en) * | 2003-04-22 | 2004-10-28 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and electric device with the same |
US6999344B2 (en) * | 2003-04-22 | 2006-02-14 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and electric device with the same |
US20050162913A1 (en) * | 2004-01-26 | 2005-07-28 | Jian Chen | Method of reading NAND memory to compensate for coupling between storage elements |
US7372730B2 (en) * | 2004-01-26 | 2008-05-13 | Sandisk Corporation | Method of reading NAND memory to compensate for coupling between storage elements |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100302858A1 (en) * | 2009-05-28 | 2010-12-02 | Micron Technology, Inc. | Data line management in a memory device |
US7978511B2 (en) * | 2009-05-28 | 2011-07-12 | Micron Technology, Inc. | Data line management in a memory device |
US8223561B2 (en) | 2009-05-28 | 2012-07-17 | Micron Technology, Inc. | Data line management in a memory device |
US8605509B2 (en) | 2009-05-28 | 2013-12-10 | Micron Technology, Inc. | Data line management in a memory device |
US20130141985A1 (en) * | 2011-01-14 | 2013-06-06 | Micron Technology, Inc. | Methods, devices, and systems for adjusting sensing voltages in devices |
US8797803B2 (en) * | 2011-01-14 | 2014-08-05 | Micron Technology, Inc. | Methods, devices, and systems for adjusting sensing voltages in devices |
US9269450B2 (en) | 2011-01-14 | 2016-02-23 | Micron Technology, Inc. | Methods, devices, and systems for adjusting sensing voltages in devices |
Also Published As
Publication number | Publication date |
---|---|
US7372730B2 (en) | 2008-05-13 |
TWI266322B (en) | 2006-11-11 |
WO2005073978A1 (en) | 2005-08-11 |
EP1711949A1 (en) | 2006-10-18 |
CN1926635A (en) | 2007-03-07 |
JP4855271B2 (en) | 2012-01-18 |
JP2007519162A (en) | 2007-07-12 |
TW200605080A (en) | 2006-02-01 |
US20050162913A1 (en) | 2005-07-28 |
KR100899193B1 (en) | 2009-05-27 |
CN1926635B (en) | 2012-12-26 |
KR20070007283A (en) | 2007-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7372730B2 (en) | Method of reading NAND memory to compensate for coupling between storage elements | |
US7355889B2 (en) | Method for programming non-volatile memory with reduced program disturb using modified pass voltages | |
US7020017B2 (en) | Variable programming of non-volatile memory | |
US7061798B2 (en) | Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states | |
US7843739B2 (en) | System for verifying non-volatile storage using different voltages | |
US7355888B2 (en) | Apparatus for programming non-volatile memory with reduced program disturb using modified pass voltages | |
US7590002B2 (en) | Resistance sensing and compensation for non-volatile storage | |
US7440331B2 (en) | Verify operation for non-volatile storage using different voltages | |
US7616498B2 (en) | Non-volatile storage system with resistance sensing and compensation | |
EP1964127B1 (en) | Method for programming non-volatile memory with reduced program disturb using modified pass voltages | |
US10026492B2 (en) | Multi-die programming with die-jumping induced periodic delays | |
EP1665282B1 (en) | Erase inhibit in non-volatile memories | |
US20040190337A1 (en) | Selective operation of a multi-state non-volatile memory system in a binary mode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:038438/0904 Effective date: 20160324 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038809/0672 Effective date: 20160516 |