US20080029889A1 - Method to create flexible connections for integrated circuits - Google Patents
Method to create flexible connections for integrated circuits Download PDFInfo
- Publication number
- US20080029889A1 US20080029889A1 US11/872,229 US87222907A US2008029889A1 US 20080029889 A1 US20080029889 A1 US 20080029889A1 US 87222907 A US87222907 A US 87222907A US 2008029889 A1 US2008029889 A1 US 2008029889A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- compliant
- semiconductor package
- package assembly
- interconnect
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
- G01R1/06716—Elastic
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01044—Ruthenium [Ru]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Definitions
- the present invention relates to a novel method of producing flexible interconnections for integrated circuits, and, in particular, although not limited thereto, to the provision of forming flexible or compliant interconnections in semiconductor or glass substrate-based carriers which are employed for mounting and packaging multiple integrated circuit chips and selectively, other devices in the technology.
- the integrated circuit chip or the plurality of chips, which are mounted on a carrier is or are connected to a next level package or a circuit board, and wherein the next level package may be constituted of a ceramic or an organic composite depending upon particular intended applications.
- the mismatch between the respective CTEs is further increased, inasmuch as the flexible interconnection size must be specifically designed to take cognizance of the differences in the absolute physical movement or displacement between the respective components as a function of the displacement or distance which is measured from a so-called neutral point of the overall semiconductor structure.
- any metal which is suitable for that purpose can be deposited by means of laser assisted chemical vapor deposition (LCVD), wherein such metal forming the interconnection may be suitably constituted of, but not limited to, tungsten, molybdenum, tantalum and platinum, although tungsten is preferably the most widely employed of these types of metals.
- a solid material is deposited from gaseous reactants through chemical reactions onto or in the vicinity of a heated surface.
- the resulting properties of the deposited material can be readily controlled by appropriate regulation of the process conditions, and which normally entails a multi-step process in order to form the interconnections.
- a laser is employed in order to thermally or photochemically activate the CVD process, whereby laser frequencies are selected such that the gaseous reactants do not absorb the radiation, and a focused laser may be utilized as a localized heat source.
- the laser may be either a continuous wave laser or, alternatively, a pulsed laser, wherein the use of such LCVD processes, including the thermally activated CVD process, is known in the current state of the technology.
- the CVD techniques may be employed to deposit various solid materials, such as metals, alloys and non-metals and compounds comprising carbides, nitrides and oxides, whereby deposition of the material may be in the form of thin films, fibers, powders, rods or other three-dimensional structures.
- a probing substrate For the purpose of testing integrated circuit chips in wafer, singulated, carrier, or package form, it is important for a probing substrate to have a compliant or flexible probe tip or interconnect, due to non-planarity of surface pads or solder bumps that are present on the surface of the wafer, chip, carrier, or package. Furthermore, it is desirable to have a probe tip surface to be mechanically and chemically durable and physically abrasive such that upon physical contact with the device under test (i.e., wafer, chip, carrier, or package), any existing surface oxides and residues that may have formed on the surface of a pad or a solder bump are effectively removed to assure a low resistance electrical contact during testing.
- the device under test i.e., wafer, chip, carrier, or package
- the present invention relates to an obtention in a cost reduction of the compliant interconnect build by, in a novel and inventive manner, devising a method of replacing the complicated processing required in the prior art with simple laser assisted chemical vapor deposition (LCVD) of the interconnect.
- LCD laser assisted chemical vapor deposition
- Bezuk, et al. U.S. Pat. No. 4,845,542 teaches the employment of (LCVD) to deposit rigid post interconnects.
- the present invention concerns itself with eliminating or ameliorating the problems delineated above with regard to the prior art, and more specifically is concerned with a two-fold method using thermally activated chemical vapor deposition (TACVD) adapted to deposit the conductor forming the compliant or flexible interconnect structure facilitating z-direction as well as x- and y-reaction compliance.
- TACVD thermally activated chemical vapor deposition
- the thermal activation of metal deposition is accomplished using for example, an Ar+ (Argon) laser (laser assisted chemical vapor deposition, (LCVD).
- the deposition temperatures are ⁇ 1000K utilizing either pulsed and/or continuous wave laser heating of a substrate constituted of a laser energy absorbing material.
- the invention provides for x-, y-, and z-directional movement of the laser with well defined focal point to directly ‘write’ or produce a spring-structure type of interconnect which is flexible but non-collapsible in nature.
- Several interconnects can be ‘written’ or formed simultaneously by a unique usage of microlenses, focusing, and/or masking as taught in co-pending U.S. patent application Ser. No. 10/686,640, filed on Oct. 17, 2003 (Attorney Docket YOR920030192), which is commonly assigned to the present assignee, and the entire disclosure of which is incorporated herein by reference.
- a blanket conductor film is deposited onto the organic surface.
- the localized heating effected by the laser exposure is now performed through a mask opening, or is directly ‘written’ or produced using a focused laser beam through a matrix of microlenses and pre-determined x-, y-, and z-movements of the sample, or the laser/mask or a laser/microlens system as disclosed in above-mentioned U.S. patent application Ser. No. 10/686,640.
- a flexible interconnect comprising of laser absorbing base, LCVD deposited interconnect of certain shape, and solder wettable pad at the tip of the flexible interconnect.
- An object of the present invention resides in providing a barrier against solder migration down the flexible interconnect made of glassy inorganic or organic material, whereas a further aspect of the invention contemplates providing a barrier against solder migration made of silica or of another insulator using an LCVD process.
- An object of the present invention is to provide a flexible interconnect on a substrate comprising of laser absorbing base, LCVD deposited interconnect of certain shape, and having mechanically and chemically durable and/or physically abrasive surface characteristics such that repetitive electrical and physical contact can be made to the device under test.
- Another object of the present invention provides for a flexible interconnect matrix with varied x-y dimensions accounting for a difference in the distance from a neutral point.
- a further object of the present invention pertains to the provision of a method of flexible interconnect orientation relative to the neutral point so as to allow an optimum orientation for maximum needed deflection of given interconnect which will account for a CTE mismatch between a substrate and the therewith connected Si-element.
- Yet another object of the present invention provides a method to directly ‘write’ or generate the free-standing flexible interconnects using a unique combination of LCVD with lasermasks or microlens arrays.
- the method is adapted to deposit the flexible interconnect onto a laser absorbing material on a compressible polymer base which has been previously patterned.
- Still another object of the present invention provides for a method adapted to simultaneously cause a localized release of the flexible interconnect base of the compressible polymer base so as to allow free x-y movement of the flexible interconnect after the excess of the blanket interconnect base metallurgy has been removed using techniques known in the art.
- FIG. 1A through 1D disclose aspects in the build up of a free-standing complex microstructure without the use of masking, with regard to two specific embodiments thereof pursuant to the invention;
- FIG. 2 illustrates a modification representative of an alternate physical orientation of a laser employed in implementing the inventive method, whereby a spiral connect microstructure is being fabricated utilizing the LCVD concept;
- FIGS. 3A through 3D illustrate sequential steps in the forming of C-shaped compliant interconnections shown in the z-direction, whereby FIG. 3A represents a first step showing the interconnection of a base adhesion layer and LCVD metal deposition initiation layer;
- FIG. 3B illustrates solder deposited on solder wettable metal metallurgy on the compliant C-shaped interconnection
- FIG. 3C illustrates a chip with a solder wettable bottom surface metallurgy positioned onto a substrate via the interposition of flexible interconnections
- FIG. 3D illustrates, on an enlarged scale, the encircled detail from FIG. 3A of the drawings
- FIG. 4 illustrates, generally schematically, a preferred orientation of a plurality of flexible interconnects with respect to a neutral point on a chip or Si-carrier, with the interconnects being arranged radially spaced about the neutral point;
- FIG. 5A through 5F illustrate sequential steps in implementing the formation of another embodiment of compliant interconnects pursuant to the invention, wherein in FIG. 5A the via hole has been opened to access a metal pad on an organic chip carrier pursuant to prior art methods;
- FIG. 5B illustrates a laser deposited blanket metal film, which has been provided on a polymer surface
- FIGS. 5C through 5D illustrate various steps in removing and coating the material
- FIG. 5E illustrates a side view of the finished compliant interconnection, as shown also in a plan view of FIG. 5F ;
- FIG. 6 illustrates two different shapes of compliant interconnects formed pursuant to the present invention.
- the invention concept is directed to interconnecting Si-components to CTE mismatched Si-component carriers and establishing a temporary contact between Si-components and a probe substrate for electrical and burn-in tests.
- the Si-component may be stacked silicon, Si-chips bonded to Si-carrier or combination of both which then are bonded to the next level packaging made of inorganic or organic material or material combination.
- LCVD interconnect material may be readily selected from the list of typical materials which are available for LCVD and wherein Table 1 shows presently available materials. TABLE 1 Typical LCVD metals and their properties Resistivity Max writing Metal/precursor Material properties ⁇ cm rate ⁇ m/s W/WF6/H2 ⁇ -phase, low stress 12-25 200 Ni/Ni(CO)5 micro - or polycrystalline 15-70 200 Co/Co2(CO)10 microcrystalline 13-25 50 Pt/Pt(PF3)4 microcrystalline 11-15 200 Al/TMAA polycrystalline 4 200 Cu/Cu(TMVS)hFac) microcrystalline 7 10 Mo microcrystalline 24 100 Au/AuAcAc polycrystalline 3 10
- interconnect material is effected by the required spring characteristics, in essence, flexibility and compliance which, in turn, are effected by the dimensions of the Si-component, ⁇ CTE between the Si-component and the substrate, and the encountered temperature range.
- thermally activated CVD process can be activated using laser as the heat source.
- insulators such as Si 3 N 4 , and alloys (to tailor flexible interconnect properties) can be deposited by using LCVD.
- the dimensions of the interconnect are determined by the Si-component x-y dimensions, Si-component and substrate ⁇ CTE, the location of interconnect relative to a neutral point, requires z-dimension compliance.
- FIGS. 1A and 1B there is provided an arrangement 10 for the forming or fabrication of a flexible or compliant interconnect 12 , which is in essentially in the shape of a spiral, as shown in enlarged detail in FIG. 1B .
- the flexible interconnect 12 is formed through the intermediary of a laser beam 14 and a microlens army 16 (only a single lens being illustrated) and which, if desired, may be optionally combined with substrate movement or rotation.
- a goniometer 18 which is rotated in the direction of Arrow A through the intermediary of a suitable drive motor 20 , and wherein a vertical displacement is implemented in the direction of Arrow B in order to form the flexible interconnect 12 in the spiral shape in the z-direction of an integrated circuit structure (not shown).
- the foregoing method of fabrication of the flexible interconnect may be also implemented through a dielectric mask rather than a microlens array, with the employment of either the laser, as mentioned hereinabove, or through imparting a substrate micromovement, or by a combination of these particular features and/or movements.
- FIG. 1A which produces the spiral shape of the flexible interconnect 12 of FIG. 1B
- FIGS. 1C and 1D it is also possible to contemplate a modification, as shown in FIGS. 1C and 1D , wherein rather than the spiral of FIG. 1B , there is provided a spiral 22 in the form of deposition about a rod shaped structure 24 through the intermediary of a microlens and laser beam, which is similar to the previous embodiment.
- the goniometer 18 is rotated in an opposite direction, as shown by arrow C, so as to produce a series of coil-like bands 26 about the vertically extending structure 24 in producing the spiral flexible interconnect 22 .
- FIG. 2 of the drawings in this instance there may be provided a somewhat different arrangement of the laser beam 14 and microlens array 16 relative to the goniometer, as shown in FIGS. 1A and 1C of the drawings.
- the fabrication method is similar to that of FIG. 1A , in order to produce the spirally shaped flexible interconnect.
- the embodiments illustrated in FIGS. 1A through 1D are directed to the formation or fabrication of flexible or complaint interconnects built up of complex free-staining microstructures without the application of masking, and wherein the alternative physical orientation of the lasers and the spiral microstructures being fabricated employ the unique LCVD approach pursuant to the invention.
- This also applies to the alternative arrangement for the laser beam and microlens arrangement, as shown in FIG. 2 of the drawings.
- C-shaped interconnects 30 which are essentially of a flexible or compliant nature especially in the z-direction and wherein these are illustrated as being positioned on an interconnect base 32 on a substrate 33 , which base is constituted of an adhesion layer 34 and an LCVD metal deposition layer 36 .
- the tip 38 of each C-interconnect is comprised of an adhesion layer 39 , and where solder wettable material or metal 42 and inorganic or organic solder barrier 41 is arranged thereon.
- the interconnects 30 are shown with solder deposited on the solder wettable metallurgy 42 , for instance, in the nature of solder balls 46 located proximate the free tip end 38 of the C-shaped interconnect 30 .
- a chip 48 has been positioned on the solder wettable metallurgy 42 by means of solder wettable bottom surface metallurgy, known in the technology as being bonded to the substrate or base 32 through the flexible C-shaped interconnects 30 .
- FIG. 3D of the drawings wherein it becomes readily apparent that the solder may also be deposited on the chip solder wettable metallurgy, as opposed to being deposited on the flexible C-shaped interconnect tip 38 .
- FIG. 4 of the drawings illustrates a preferred orientation of a plurality of C-interconnects 30 arranged mutually spaced on a chip or silicon carrier 50 relative to a neutral point or axis 52 to compensate for CTE mismatch-caused stresses.
- the C-shaped flexible interconnects 30 may be readily oriented radially about the neutral point or at particular spacings relative to the neutral point.
- FIGS. 5A through 5F of the drawings there is disclosed a further embodiment of the invention in which a polymer film 60 is utilized to supply a z-direction control in compliance so as to compensate for CTE mismatches.
- a via hole 62 is opened so as to provide access to a metal pad 64 on an organic chip carrier 66 , which may employ fabrication methods known in the art.
- a thin laser-absorbing blanket metal film 68 of a focused laser-beam applied nature (LCVD) is deposited on the polymer film surface 60 .
- a dielectric mask 70 may be utilized with the focused laser beam in order to deposit a compliant interconnect 72 onto the blanket metal coating film 68 , as shown in FIGS. 5C and 5D .
- the blanket metal coating film 68 is then removed through the employment of either wet or dry processing methods, both of which are well known in the art, as represented in the further process step of FIG. 5E .
- This structure is also illustrated in a plan view, as shown in FIG. 5F .
- FIGS. 1A and 1D of the drawings In essence, in this manner, there is provided an alternative method to the fabrication structures, as represented in FIGS. 1A and 1D of the drawings.
- FIG. 6 of the drawings there are illustrated two different shapes for compliant interconnects, in which one is essentially of a rod shaped element 80 extending from a via 82 , whereas a further one provides a snake-like or winding compliant or flexible interconnect 84 .
- one is essentially of a rod shaped element 80 extending from a via 82
- a further one provides a snake-like or winding compliant or flexible interconnect 84 .
- LCVD is based on thermally activated chemical vapor deposition
- the laser selected couples with the metals selected thus only heating that area it is focused on
- a large area simultaneous deposition of C-shaped interconnects is possible by either moving a mask, laser/microlens system, or in a computer controlled path consistent with the desired interconnect shape.
- the present invention provides a method to selectively delaminate the metal bound to the polymer surface during the initial steps of laser deposition, where the duration of the laser at the PVD metal on the polymer surface is extended long enough so that slight thermal decomposition is effected at the interfacial region of the metal-polymer stack.
- the polymer is selected from thermal stable materials such as polyimides, polyphenylenes, and so forth.
- Pursuant to a method it is possible to build a solder wettable metallurgy at the tip of the flexible interconnect where the solder is contained at the tip.
- a LCVD insulator such as Si3N4, is deposited on the tip of the flexible interconnect. This is then followed by adhesion layer deposition, such a Ni, and then Au deposition using LCVD process.
- Another aspect of the present invention is to use selective plating of Ni at the tip of the flexible interconnects followed by immersion in Au.
- the present invention provides a method to build a probe substrate with flexible temporary connections for electrical and burn-in tests.
- a method to build a flexible connection with surface roughness by tailoring the deposition conditions thus allowing effective abrasion of contact pad on test device to result in good electrical contact.
- a noble hard metal such as, but not limited to, ruthenium using LCVD or plating resulting in rough, hard, inert, and electrically conductive flexible probe.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a novel method of producing flexible interconnections for integrated circuits, and, in particular, although not limited thereto, to the provision of forming flexible or compliant interconnections in semiconductor or glass substrate-based carriers which are employed for mounting and packaging multiple integrated circuit chips and selectively, other devices in the technology. In particular, the integrated circuit chip or the plurality of chips, which are mounted on a carrier, is or are connected to a next level package or a circuit board, and wherein the next level package may be constituted of a ceramic or an organic composite depending upon particular intended applications.
- Basically, in the formation of integrated circuits employing organic chip carriers, the provision of a flexible or compliant interconnection assumes great importance in maintaining the operative integrity of the integrated circuits, due to the differences, which are frequently encountered in the mismatches in the thermal coefficients of expansion (CTE), which are present between the organic chip carrier and the chip or chips, or a silicon carrier (Si-carrier), which is bonded thereto.
- In essence, when the applicable chip or the Si-carrier is, or chips or carriers, are of a large size or sizes, the mismatch between the respective CTEs is further increased, inasmuch as the flexible interconnection size must be specifically designed to take cognizance of the differences in the absolute physical movement or displacement between the respective components as a function of the displacement or distance which is measured from a so-called neutral point of the overall semiconductor structure.
- Generally, the differences or mismatches which may be present in the coefficients of thermal expansions between the components create problems in the fatigue life of the interconnection in response to an increase in the difference or mismatch between the CTEs of the substrate and the chip or chips. In the prior art, and in current state of the technology, cognizance has been given to such differences or CTE mismatches in the x and y-directions or planes of the integrated circuit structure. However, although the movements in the x and y plane to which considerations have been given in improvising solutions in the formation of the compliant or flexible connections between a chip and carrier, and have been extensively treated in the prior art, and have also been addressed in applicants' co-pending U.S. patent application Ser. No. 10/686,640, filed on Oct. 17, 2003 (Attorney Docket No. YOR920030192), the disclosure of which is incorporated in its entirety herein by reference, that application being commonly assigned to the assignee of the present application.
- In order to provide a compliant or essentially flexible interconnection, which will take cognizance of the CTE mismatches which are encountered between the chip or chips and the substrate or carrier components, utilization has been implemented of methods of laser assisted chemical vapor deposition (LCVD) of the conductors which form the electrical interconnections. Thus, for instance, in order to form the interconnections, any metal which is suitable for that purpose can be deposited by means of laser assisted chemical vapor deposition (LCVD), wherein such metal forming the interconnection may be suitably constituted of, but not limited to, tungsten, molybdenum, tantalum and platinum, although tungsten is preferably the most widely employed of these types of metals.
- For example, pertaining to the basic concept of chemical vapor deposition (CVD), a solid material is deposited from gaseous reactants through chemical reactions onto or in the vicinity of a heated surface. The resulting properties of the deposited material can be readily controlled by appropriate regulation of the process conditions, and which normally entails a multi-step process in order to form the interconnections. In implementing the LCVD, a laser is employed in order to thermally or photochemically activate the CVD process, whereby laser frequencies are selected such that the gaseous reactants do not absorb the radiation, and a focused laser may be utilized as a localized heat source. The laser may be either a continuous wave laser or, alternatively, a pulsed laser, wherein the use of such LCVD processes, including the thermally activated CVD process, is known in the current state of the technology. The CVD techniques may be employed to deposit various solid materials, such as metals, alloys and non-metals and compounds comprising carbides, nitrides and oxides, whereby deposition of the material may be in the form of thin films, fibers, powders, rods or other three-dimensional structures.
- For the purpose of testing integrated circuit chips in wafer, singulated, carrier, or package form, it is important for a probing substrate to have a compliant or flexible probe tip or interconnect, due to non-planarity of surface pads or solder bumps that are present on the surface of the wafer, chip, carrier, or package. Furthermore, it is desirable to have a probe tip surface to be mechanically and chemically durable and physically abrasive such that upon physical contact with the device under test (i.e., wafer, chip, carrier, or package), any existing surface oxides and residues that may have formed on the surface of a pad or a solder bump are effectively removed to assure a low resistance electrical contact during testing.
- Heretofore, in the current state of the technology, either no consideration or only a limited degree of consideration has been given to the forming of flexible interconnects in integrated circuit structures which take cognizance of compliance in the z-direction, in addition to compliance in the x and y planes.
- For instance, especially in the case of an organic chip carrier, is a matter of extreme importance, that in connection with the use of a flexible interconnection there must be accounted for differences or mismatches in the thermal coefficients of expansion (CTEs) between the interconnection and the chip or the Si-carrier which is bonded thereto.
- As indicated in a chart hereinbelow, which sets forth fatigue life-cycles versus coefficients of thermal expansion of the substrate, there is a clear correlation of the interrelationship in the fatigue life-cycle with regard to the differences which are evident between the substrate and chip coefficients of thermal expansion.
- Furthermore, the stress and strain, which is created by the interconnection due to the physical dimensions of the chip or carrier and the height of the interconnection, have an important bearing on the provision of a compliant or flexible interconnection in the z-direction. Although ceramic chip carriers are attractive from the standpoint of their thermal characteristics, they are expensive to produce and in order to reduce manufacturing costs, extensive considerations are being given to the use of chip carriers, which are constituted of polymeric materials. Nevertheless, the difference in the coefficients of thermal expansion (CTEs) between the chip and the carrier is evident to a degree so as to cause significant problems with regard to the integrity and service life expectancy of standard C4 connections.
- 2. Discussion of the Prior Art
- For example, in effecting formation of a compliant connection between a chip and carrier allowing for movements in the x- and y-plane, which take into consideration compensating for CTE differences or mismatches, prior art publications, such as Patel, et al., U.S. Pat. No. 6,528,349 B1; Takiar, et al., U.S. Pat. No. 6,521,970 B1; Khandros, et al., U.S. Pat. No. 6,372,527 B1; Fjelstad, et al., U.S. Pat. No. 6,211,572 B1; DiStefano, et al., U.S. Pat. No. 6,104,087; and Bezuk, et al., U.S. Pat. No. 4,845,542, each disclose diverse methods and structures directed to the build up of compliant or flexible interconnections and are primarily concerned with complicated multi-step and consequently, expensive processing procedures in the manufacture of integrated circuits or the like structures.
- More specifically, the present invention relates to an obtention in a cost reduction of the compliant interconnect build by, in a novel and inventive manner, devising a method of replacing the complicated processing required in the prior art with simple laser assisted chemical vapor deposition (LCVD) of the interconnect. Hereby, in contrast with the invention, Bezuk, et al., U.S. Pat. No. 4,845,542 teaches the employment of (LCVD) to deposit rigid post interconnects. The interconnect design of Bezuk, et al. does not concern itself with z-direction compliance, and only a minimal x-y direction compliance, and is adapted to be used between adjacent wafers, in the absence of any CTE difference, and contemplates the no use of any masks or lens-arrays, in effect, a single interconnect build at any one time. The interconnect shapes described in that patent are all subject to fatigue related issues due to a lack of spring characteristics in the build. Aluminum, as disclosed therein, also has the drawback of creep, thus opening a possibility of permanent deformation during joining and/or thermal stressing. Also noted is that the applied solder in Bezuk, et al. has a tendency to wick away, particularly onto the Ni post, reducing the solder volume in an uncontrolled manner causing problems in the process of chip joining.
- The present invention concerns itself with eliminating or ameliorating the problems delineated above with regard to the prior art, and more specifically is concerned with a two-fold method using thermally activated chemical vapor deposition (TACVD) adapted to deposit the conductor forming the compliant or flexible interconnect structure facilitating z-direction as well as x- and y-reaction compliance. The thermal activation of metal deposition is accomplished using for example, an Ar+ (Argon) laser (laser assisted chemical vapor deposition, (LCVD). The deposition temperatures are <1000K utilizing either pulsed and/or continuous wave laser heating of a substrate constituted of a laser energy absorbing material.
- Pursuant to a first embodiment, the invention provides for x-, y-, and z-directional movement of the laser with well defined focal point to directly ‘write’ or produce a spring-structure type of interconnect which is flexible but non-collapsible in nature. Several interconnects can be ‘written’ or formed simultaneously by a unique usage of microlenses, focusing, and/or masking as taught in co-pending U.S. patent application Ser. No. 10/686,640, filed on Oct. 17, 2003 (Attorney Docket YOR920030192), which is commonly assigned to the present assignee, and the entire disclosure of which is incorporated herein by reference.
- In accordance with a further embodiment of the invention, there is entailed a reduction in the amount of lithography in order to first build a z-direction compressible polymeric base with via-hole opening to the wiring, as taught, for example, in Patel, U.S. Pat. No. 6,528,349 B1, the disclosure of which is incorporated herein by reference in its entirety. In this embodiment, a blanket conductor film is deposited onto the organic surface. The localized heating effected by the laser exposure is now performed through a mask opening, or is directly ‘written’ or produced using a focused laser beam through a matrix of microlenses and pre-determined x-, y-, and z-movements of the sample, or the laser/mask or a laser/microlens system as disclosed in above-mentioned U.S. patent application Ser. No. 10/686,640.
- Concerning the foregoing features and embodiments, in particular, there are in evidence a number of aspects to which the invention is directed, and which are unique from the standpoint of providing a simple solution in the formation of a compliant and flexible interconnection for preferably integrated circuits, and which is resilient in x-, y- and z-directions and planes.
- Accordingly, it is an object of the present invention to provide a flexible interconnect comprising of laser absorbing base, LCVD deposited interconnect of certain shape, and solder wettable pad at the tip of the flexible interconnect.
- An object of the present invention resides in providing a barrier against solder migration down the flexible interconnect made of glassy inorganic or organic material, whereas a further aspect of the invention contemplates providing a barrier against solder migration made of silica or of another insulator using an LCVD process.
- An object of the present invention is to provide a flexible interconnect on a substrate comprising of laser absorbing base, LCVD deposited interconnect of certain shape, and having mechanically and chemically durable and/or physically abrasive surface characteristics such that repetitive electrical and physical contact can be made to the device under test.
- Another object of the present invention provides for a flexible interconnect matrix with varied x-y dimensions accounting for a difference in the distance from a neutral point.
- A further object of the present invention pertains to the provision of a method of flexible interconnect orientation relative to the neutral point so as to allow an optimum orientation for maximum needed deflection of given interconnect which will account for a CTE mismatch between a substrate and the therewith connected Si-element.
- Yet another object of the present invention provides a method to directly ‘write’ or generate the free-standing flexible interconnects using a unique combination of LCVD with lasermasks or microlens arrays. In this instance, the method is adapted to deposit the flexible interconnect onto a laser absorbing material on a compressible polymer base which has been previously patterned.
- Still another object of the present invention provides for a method adapted to simultaneously cause a localized release of the flexible interconnect base of the compressible polymer base so as to allow free x-y movement of the flexible interconnect after the excess of the blanket interconnect base metallurgy has been removed using techniques known in the art.
- None of the foregoing objects, aspects and features are known or in existence in the current state-of-the-art, whereby the present invention is unique in the provision of a concept of a build up of an integrated circuit structure or electronic package providing for x-, y- and z-directionally, compliant and/or flexible interconnections utilizing a thermal LCVD approach, as described hereinbelow in more specific detail.
- Reference may now be made to the following detailed description of preferred embodiments of the invention, taken in conjunction with the accompanying drawings; in which:
-
FIG. 1A through 1D disclose aspects in the build up of a free-standing complex microstructure without the use of masking, with regard to two specific embodiments thereof pursuant to the invention; -
FIG. 2 illustrates a modification representative of an alternate physical orientation of a laser employed in implementing the inventive method, whereby a spiral connect microstructure is being fabricated utilizing the LCVD concept; -
FIGS. 3A through 3D illustrate sequential steps in the forming of C-shaped compliant interconnections shown in the z-direction, wherebyFIG. 3A represents a first step showing the interconnection of a base adhesion layer and LCVD metal deposition initiation layer; -
FIG. 3B illustrates solder deposited on solder wettable metal metallurgy on the compliant C-shaped interconnection; -
FIG. 3C illustrates a chip with a solder wettable bottom surface metallurgy positioned onto a substrate via the interposition of flexible interconnections; -
FIG. 3D illustrates, on an enlarged scale, the encircled detail fromFIG. 3A of the drawings; -
FIG. 4 illustrates, generally schematically, a preferred orientation of a plurality of flexible interconnects with respect to a neutral point on a chip or Si-carrier, with the interconnects being arranged radially spaced about the neutral point; -
FIG. 5A through 5F illustrate sequential steps in implementing the formation of another embodiment of compliant interconnects pursuant to the invention, wherein inFIG. 5A the via hole has been opened to access a metal pad on an organic chip carrier pursuant to prior art methods; -
FIG. 5B illustrates a laser deposited blanket metal film, which has been provided on a polymer surface; -
FIGS. 5C through 5D illustrate various steps in removing and coating the material; -
FIG. 5E illustrates a side view of the finished compliant interconnection, as shown also in a plan view ofFIG. 5F ; and -
FIG. 6 illustrates two different shapes of compliant interconnects formed pursuant to the present invention. - In specific detail, the invention concept is directed to interconnecting Si-components to CTE mismatched Si-component carriers and establishing a temporary contact between Si-components and a probe substrate for electrical and burn-in tests. The Si-component may be stacked silicon, Si-chips bonded to Si-carrier or combination of both which then are bonded to the next level packaging made of inorganic or organic material or material combination.
- LCVD interconnect material may be readily selected from the list of typical materials which are available for LCVD and wherein Table 1 shows presently available materials.
TABLE 1 Typical LCVD metals and their properties Resistivity Max writing Metal/precursor Material properties μΩcm rate μm/s W/WF6/H2 α-phase, low stress 12-25 200 Ni/Ni(CO)5 micro - or polycrystalline 15-70 200 Co/Co2(CO)10 microcrystalline 13-25 50 Pt/Pt(PF3)4 microcrystalline 11-15 200 Al/TMAA polycrystalline 4 200 Cu/Cu(TMVS)hFac) microcrystalline 7 10 Mo microcrystalline 24 100 Au/AuAcAc polycrystalline 3 10 - The foregoing does not in any manner limit the materials of consideration such as are set forth in Table 1. Metal properties which are generally of interest are listed in Table 2 herein below.
TABLE 2 General metal properties Thermal Resis- Conduc- Mate- E ΔE/ΔT σy CTE tivity tivity Poisson rial (Gpa) MPa/C (MPa) (ppm/C) μΩcm (W/mK) ratio Cu no −39 320 16.5 1.73 380 0.35 Au 79 −19 210 14.2 3 317 0.35 Al 72 −31 110 23.1 4 237 0.345 Ni 207 320 13.4 6.4 91 0.31 Co 211 78 13.0 6.2 100 0.32 W 411 −42 1800 4.5 5.39 180 0.28 Mo 300 43 840 4.8 5.7 140 0.321 Pt 168 −23 160 8.8 10.6 72 0.38 Ru 422 550 6.4 7.1 117 0.25 - Selection of the interconnect material is effected by the required spring characteristics, in essence, flexibility and compliance which, in turn, are effected by the dimensions of the Si-component, ΔCTE between the Si-component and the substrate, and the encountered temperature range.
- Any thermally activated CVD process can be activated using laser as the heat source. Thus insulators, such as Si3N4, and alloys (to tailor flexible interconnect properties) can be deposited by using LCVD.
- For instance, the dimensions of the interconnect are determined by the Si-component x-y dimensions, Si-component and substrate ΔCTE, the location of interconnect relative to a neutral point, requires z-dimension compliance.
- Referring in detail to the drawings, and particularly
FIGS. 1A and 1B , there is provided anarrangement 10 for the forming or fabrication of a flexible orcompliant interconnect 12, which is in essentially in the shape of a spiral, as shown in enlarged detail inFIG. 1B . In this instance, theflexible interconnect 12 is formed through the intermediary of alaser beam 14 and a microlens army 16 (only a single lens being illustrated) and which, if desired, may be optionally combined with substrate movement or rotation. In this instance, there is provided agoniometer 18, which is rotated in the direction of Arrow A through the intermediary of asuitable drive motor 20, and wherein a vertical displacement is implemented in the direction of Arrow B in order to form theflexible interconnect 12 in the spiral shape in the z-direction of an integrated circuit structure (not shown). Pursuant to this aspect, the foregoing method of fabrication of the flexible interconnect may be also implemented through a dielectric mask rather than a microlens array, with the employment of either the laser, as mentioned hereinabove, or through imparting a substrate micromovement, or by a combination of these particular features and/or movements. - As illustrated in
FIG. 1A , which produces the spiral shape of theflexible interconnect 12 ofFIG. 1B , it is also possible to contemplate a modification, as shown inFIGS. 1C and 1D , wherein rather than the spiral ofFIG. 1B , there is provided a spiral 22 in the form of deposition about a rod shapedstructure 24 through the intermediary of a microlens and laser beam, which is similar to the previous embodiment. In this structure, thegoniometer 18 is rotated in an opposite direction, as shown by arrow C, so as to produce a series of coil-like bands 26 about the vertically extendingstructure 24 in producing the spiralflexible interconnect 22. - As shown in
FIG. 2 of the drawings, in this instance there may be provided a somewhat different arrangement of thelaser beam 14 andmicrolens array 16 relative to the goniometer, as shown inFIGS. 1A and 1C of the drawings. For the remainder, the fabrication method, with the exception of the orientation, is similar to that ofFIG. 1A , in order to produce the spirally shaped flexible interconnect. Basically, the embodiments illustrated inFIGS. 1A through 1D are directed to the formation or fabrication of flexible or complaint interconnects built up of complex free-staining microstructures without the application of masking, and wherein the alternative physical orientation of the lasers and the spiral microstructures being fabricated employ the unique LCVD approach pursuant to the invention. This also applies to the alternative arrangement for the laser beam and microlens arrangement, as shown inFIG. 2 of the drawings. - As illustrated in the embodiment of
FIGS. 3A through 3D , showing stages or steps in the formation of C-shapedinterconnects 30, which are essentially of a flexible or compliant nature especially in the z-direction and wherein these are illustrated as being positioned on aninterconnect base 32 on asubstrate 33, which base is constituted of anadhesion layer 34 and an LCVDmetal deposition layer 36. Basically, thetip 38 of each C-interconnect is comprised of anadhesion layer 39, and where solder wettable material ormetal 42 and inorganic ororganic solder barrier 41 is arranged thereon. - As illustrated in
FIG. 3B , theinterconnects 30 are shown with solder deposited on the solderwettable metallurgy 42, for instance, in the nature ofsolder balls 46 located proximate thefree tip end 38 of the C-shapedinterconnect 30. As illustrated inFIG. 3C of the drawings, in that instance, achip 48 has been positioned on the solderwettable metallurgy 42 by means of solder wettable bottom surface metallurgy, known in the technology as being bonded to the substrate orbase 32 through the flexible C-shapedinterconnects 30. This is shown in further enlarged detail inFIG. 3D of the drawings, wherein it becomes readily apparent that the solder may also be deposited on the chip solder wettable metallurgy, as opposed to being deposited on the flexible C-shapedinterconnect tip 38. - Reverting to
FIG. 4 of the drawings, this illustrates a preferred orientation of a plurality of C-interconnects 30 arranged mutually spaced on a chip orsilicon carrier 50 relative to a neutral point oraxis 52 to compensate for CTE mismatch-caused stresses. In that manner, the C-shapedflexible interconnects 30 may be readily oriented radially about the neutral point or at particular spacings relative to the neutral point. Available in the arrangement of the C-interconnects 30 relative to distances from theneutral point 52 is the possibility of shaping the structures thereof so as to be tailored in order to match encountered CTE mismatches to thereby compensate for the fact that the C-interconnect 30 nearer the central or neutral point can be thinner or skinnier in its construction requiring a lesser x-y compliance, in comparison to the further outermost spaced C-interconnects, which are subjected to higher stresses. This, in essence, provides for a satisfactory balancing of CTE mismatches, which are frequently encountered in the technology and whereby the particular diverse spacing of the various radially offset C-interconnects 30 relative to the neutral point or axis is adapted to compensate for such variations in the CTE mismatches, as the distance of the interconnect increases from the neutral point or axis. - Reverting to the configuration, as shown in
FIGS. 5A through 5F of the drawings, there is disclosed a further embodiment of the invention in which apolymer film 60 is utilized to supply a z-direction control in compliance so as to compensate for CTE mismatches. A viahole 62 is opened so as to provide access to ametal pad 64 on anorganic chip carrier 66, which may employ fabrication methods known in the art. A thin laser-absorbingblanket metal film 68 of a focused laser-beam applied nature (LCVD) is deposited on thepolymer film surface 60. Thereafter, adielectric mask 70 may be utilized with the focused laser beam in order to deposit acompliant interconnect 72 onto the blanketmetal coating film 68, as shown inFIGS. 5C and 5D . The blanketmetal coating film 68 is then removed through the employment of either wet or dry processing methods, both of which are well known in the art, as represented in the further process step ofFIG. 5E . This structure is also illustrated in a plan view, as shown inFIG. 5F . In essence, in this manner, there is provided an alternative method to the fabrication structures, as represented inFIGS. 1A and 1D of the drawings. - Reverting to
FIG. 6 of the drawings, there are illustrated two different shapes for compliant interconnects, in which one is essentially of a rod shapedelement 80 extending from a via 82, whereas a further one provides a snake-like or winding compliant or flexible interconnect 84. Readily, it is apparent that numerous other configurations of flexible and compliant interconnects can be employed by the present invention, and the drawings only represent typical embodiments thereof, not limited thereto. - In summation, since LCVD is based on thermally activated chemical vapor deposition, and since the laser selected couples with the metals selected thus only heating that area it is focused on, then it is possible to effect LCVD of different shapes with clever mechanical movement of the substrate without the need to keep the laser parallel to the direction of surface of growth, but can be positioned perpendicular to the direction of growth when necessary. A large area simultaneous deposition of C-shaped interconnects is possible by either moving a mask, laser/microlens system, or in a computer controlled path consistent with the desired interconnect shape.
- Moreover, the present invention provides a method to selectively delaminate the metal bound to the polymer surface during the initial steps of laser deposition, where the duration of the laser at the PVD metal on the polymer surface is extended long enough so that slight thermal decomposition is effected at the interfacial region of the metal-polymer stack. The polymer is selected from thermal stable materials such as polyimides, polyphenylenes, and so forth. Pursuant to a method, it is possible to build a solder wettable metallurgy at the tip of the flexible interconnect where the solder is contained at the tip. A LCVD insulator, such as Si3N4, is deposited on the tip of the flexible interconnect. This is then followed by adhesion layer deposition, such a Ni, and then Au deposition using LCVD process. Another aspect of the present invention is to use selective plating of Ni at the tip of the flexible interconnects followed by immersion in Au.
- Moreover, the present invention provides a method to build a probe substrate with flexible temporary connections for electrical and burn-in tests. Pursuant to this method, it is possible to build a flexible connection with surface roughness by tailoring the deposition conditions thus allowing effective abrasion of contact pad on test device to result in good electrical contact. Moreover, pursuant to this method is coating of the rough, preferably tungsten (or another conductor with high yield stress), surface with a noble hard metal such as, but not limited to, ruthenium using LCVD or plating resulting in rough, hard, inert, and electrically conductive flexible probe.
- While it is apparent that the invention herein disclosed is well calculated to fulfill the objects stated above, it will be appreciated that numerous modifications and embodiments may be devised by those skilled in the art, and it is intended that the appended claims cover all such modifications and embodiments as fall within the true spirit and scope of the present invention.
Claims (18)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/872,229 US20080029889A1 (en) | 2005-02-23 | 2007-10-15 | Method to create flexible connections for integrated circuits |
US12/119,590 US20080217778A1 (en) | 2005-02-23 | 2008-05-13 | Method to create flexible connections for integrated circuits |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/063,449 US7456046B2 (en) | 2005-02-23 | 2005-02-23 | Method to create flexible connections for integrated circuits |
US11/872,229 US20080029889A1 (en) | 2005-02-23 | 2007-10-15 | Method to create flexible connections for integrated circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/063,449 Division US7456046B2 (en) | 2005-02-23 | 2005-02-23 | Method to create flexible connections for integrated circuits |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/119,590 Continuation US20080217778A1 (en) | 2005-02-23 | 2008-05-13 | Method to create flexible connections for integrated circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080029889A1 true US20080029889A1 (en) | 2008-02-07 |
Family
ID=36911819
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/063,449 Expired - Fee Related US7456046B2 (en) | 2005-02-23 | 2005-02-23 | Method to create flexible connections for integrated circuits |
US11/872,229 Abandoned US20080029889A1 (en) | 2005-02-23 | 2007-10-15 | Method to create flexible connections for integrated circuits |
US12/119,590 Abandoned US20080217778A1 (en) | 2005-02-23 | 2008-05-13 | Method to create flexible connections for integrated circuits |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/063,449 Expired - Fee Related US7456046B2 (en) | 2005-02-23 | 2005-02-23 | Method to create flexible connections for integrated circuits |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/119,590 Abandoned US20080217778A1 (en) | 2005-02-23 | 2008-05-13 | Method to create flexible connections for integrated circuits |
Country Status (1)
Country | Link |
---|---|
US (3) | US7456046B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110063815A1 (en) * | 2009-09-16 | 2011-03-17 | International Business Machines Corporation | Robust FBEOL and UBM Structure of C4 Interconnects |
WO2022268788A1 (en) * | 2021-06-21 | 2022-12-29 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method and system for producing a metal structure |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7456046B2 (en) * | 2005-02-23 | 2008-11-25 | International Business Machines Corporation | Method to create flexible connections for integrated circuits |
JP5154955B2 (en) * | 2005-03-03 | 2013-02-27 | カデント・リミテツド | Oral scanning system and method |
JP4124262B1 (en) * | 2007-02-14 | 2008-07-23 | セイコーエプソン株式会社 | Semiconductor device manufacturing method and semiconductor device |
US7867817B2 (en) * | 2008-01-31 | 2011-01-11 | Qimonda Ag | Method for manufacturing a wafer level package |
US7755260B2 (en) * | 2008-03-10 | 2010-07-13 | Palo Alto Research Center Incorporated | Nickel structures and methods for manufacturing the same by removal of an underlying material |
US8324510B2 (en) * | 2009-10-16 | 2012-12-04 | Palo Alto Research Center Incorporated | Out of plane integral conductive arms and methods for manufacturing the same |
KR101078743B1 (en) | 2010-04-14 | 2011-11-02 | 주식회사 하이닉스반도체 | stack package |
US8198739B2 (en) | 2010-08-13 | 2012-06-12 | Endicott Interconnect Technologies, Inc. | Semi-conductor chip with compressible contact structure and electronic package utilizing same |
KR101107661B1 (en) | 2011-08-01 | 2012-01-20 | 주식회사 하이닉스반도체 | Stack package |
KR101107660B1 (en) * | 2011-08-01 | 2012-01-20 | 주식회사 하이닉스반도체 | Stack package |
US8596879B2 (en) * | 2011-08-19 | 2013-12-03 | International Business Machines Corporation | Method to reorder (shuffle) optical cable waveguide layers |
JP6161918B2 (en) * | 2013-02-25 | 2017-07-12 | 新光電気工業株式会社 | Semiconductor device |
KR101561198B1 (en) * | 2013-11-12 | 2015-10-19 | 주식회사 세미콘라이트 | Semiconductor light emitting device |
TWI522679B (en) * | 2014-04-24 | 2016-02-21 | 友達光電股份有限公司 | Display panel and mother substrate including the same |
US9252138B2 (en) * | 2014-05-27 | 2016-02-02 | General Electric Company | Interconnect devices for electronic packaging assemblies |
EP3322667A4 (en) * | 2015-07-14 | 2019-03-27 | Georgia Tech Research Corporation | Mechanically flexible interconnects, methods of making the same, and methods of use |
KR102455724B1 (en) * | 2016-04-21 | 2022-10-19 | 삼성디스플레이 주식회사 | Flexible display device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4845542A (en) * | 1987-03-19 | 1989-07-04 | Unisys Corporation | Interconnect for layered integrated circuit assembly |
US6104807A (en) * | 1998-02-23 | 2000-08-15 | Nortel Networks Corporation | Display-based add-on module |
US6211572B1 (en) * | 1995-10-31 | 2001-04-03 | Tessera, Inc. | Semiconductor chip package with fan-in leads |
US6372527B1 (en) * | 1990-09-24 | 2002-04-16 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
US6521970B1 (en) * | 2000-09-01 | 2003-02-18 | National Semiconductor Corporation | Chip scale package with compliant leads |
US6528349B1 (en) * | 1999-10-26 | 2003-03-04 | Georgia Tech Research Corporation | Monolithically-fabricated compliant wafer-level package with wafer level reliability and functionality testability |
US20030134037A1 (en) * | 2002-01-14 | 2003-07-17 | Je Cleanpress Ltd. Co. | Method for cleaning and renovating pipelines |
US20030234037A1 (en) * | 2002-04-24 | 2003-12-25 | Kyocera Corporation | Thermoelectric conversion unit and thermoelectric module |
US20040241909A1 (en) * | 2003-05-28 | 2004-12-02 | Texas Instruments Incorporated | Method and system for chip-to-package interconnection |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5518964A (en) | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US7456046B2 (en) * | 2005-02-23 | 2008-11-25 | International Business Machines Corporation | Method to create flexible connections for integrated circuits |
-
2005
- 2005-02-23 US US11/063,449 patent/US7456046B2/en not_active Expired - Fee Related
-
2007
- 2007-10-15 US US11/872,229 patent/US20080029889A1/en not_active Abandoned
-
2008
- 2008-05-13 US US12/119,590 patent/US20080217778A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4845542A (en) * | 1987-03-19 | 1989-07-04 | Unisys Corporation | Interconnect for layered integrated circuit assembly |
US6372527B1 (en) * | 1990-09-24 | 2002-04-16 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
US6211572B1 (en) * | 1995-10-31 | 2001-04-03 | Tessera, Inc. | Semiconductor chip package with fan-in leads |
US6104807A (en) * | 1998-02-23 | 2000-08-15 | Nortel Networks Corporation | Display-based add-on module |
US6528349B1 (en) * | 1999-10-26 | 2003-03-04 | Georgia Tech Research Corporation | Monolithically-fabricated compliant wafer-level package with wafer level reliability and functionality testability |
US6521970B1 (en) * | 2000-09-01 | 2003-02-18 | National Semiconductor Corporation | Chip scale package with compliant leads |
US20030134037A1 (en) * | 2002-01-14 | 2003-07-17 | Je Cleanpress Ltd. Co. | Method for cleaning and renovating pipelines |
US20030234037A1 (en) * | 2002-04-24 | 2003-12-25 | Kyocera Corporation | Thermoelectric conversion unit and thermoelectric module |
US20040241909A1 (en) * | 2003-05-28 | 2004-12-02 | Texas Instruments Incorporated | Method and system for chip-to-package interconnection |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110063815A1 (en) * | 2009-09-16 | 2011-03-17 | International Business Machines Corporation | Robust FBEOL and UBM Structure of C4 Interconnects |
US8227918B2 (en) | 2009-09-16 | 2012-07-24 | International Business Machines Corporation | Robust FBEOL and UBM structure of C4 interconnects |
US8450849B2 (en) | 2009-09-16 | 2013-05-28 | International Business Machines Corporation | Robust FBEOL and UBM structure of C4 interconnects |
WO2022268788A1 (en) * | 2021-06-21 | 2022-12-29 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method and system for producing a metal structure |
Also Published As
Publication number | Publication date |
---|---|
US20060186540A1 (en) | 2006-08-24 |
US7456046B2 (en) | 2008-11-25 |
US20080217778A1 (en) | 2008-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7456046B2 (en) | Method to create flexible connections for integrated circuits | |
US7674112B2 (en) | Resilient contact element and methods of fabrication | |
US5476818A (en) | Semiconductor structure and method of manufacture | |
US7127811B2 (en) | Methods of fabricating and using shaped springs | |
US7621044B2 (en) | Method of manufacturing a resilient contact | |
JP3294859B2 (en) | Electronic component having a resilient contact element in a region remote from the corresponding terminal | |
US6215196B1 (en) | Electronic component with terminals and spring contact elements extending from areas which are remote from the terminals | |
US6475822B2 (en) | Method of making microelectronic contact structures | |
US6920689B2 (en) | Method for making a socket to perform testing on integrated circuits | |
TWI222712B (en) | High density area array solder microjoining interconnect structure and fabrication method | |
US20010012739A1 (en) | Composite microelectronic spring structure and method for making same | |
US20010020546A1 (en) | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures | |
EP1408337A2 (en) | Probe card assembly | |
US20070235713A1 (en) | Semiconductor device having carbon nanotube interconnects and method of fabrication | |
US7851794B2 (en) | Rotating contact element and methods of fabrication | |
JP2021119604A (en) | Assembly platform | |
US7458816B1 (en) | Shaped spring | |
WO1999014404A1 (en) | Method of making a structure with improved material properties by moderate heat treatment of a metal deposit | |
US7612457B2 (en) | Semiconductor device including a stress buffer | |
US6891360B1 (en) | Plated probe structure | |
US7316572B2 (en) | Compliant electrical contacts | |
WO2001080315A2 (en) | Shaped springs and methods of fabricating and using shaped springs | |
EP0792517A1 (en) | Electrical contact structures from flexible wire | |
Okereke | Electroplated Multi-path Compliant Copper Interconnects for Flip-chip Packages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |