US20070290377A1 - Three Dimensional Six Surface Conformal Die Coating - Google Patents

Three Dimensional Six Surface Conformal Die Coating Download PDF

Info

Publication number
US20070290377A1
US20070290377A1 US11/849,162 US84916207A US2007290377A1 US 20070290377 A1 US20070290377 A1 US 20070290377A1 US 84916207 A US84916207 A US 84916207A US 2007290377 A1 US2007290377 A1 US 2007290377A1
Authority
US
United States
Prior art keywords
die
insulating material
exposing
electrically insulating
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/849,162
Inventor
Al Vindasius
Marc Robinson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VERTICAL CIRCUITS SOLUTIONS Inc
Original Assignee
Vertical Circuits Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vertical Circuits Inc filed Critical Vertical Circuits Inc
Priority to US11/849,162 priority Critical patent/US20070290377A1/en
Publication of US20070290377A1 publication Critical patent/US20070290377A1/en
Assigned to VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC reassignment VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VERTICAL CIRCUITS, INC.
Assigned to VERTICAL CIRCUITS SOLUTIONS, INC. reassignment VERTICAL CIRCUITS SOLUTIONS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VERTICAL CIRCUITS, INC.
Assigned to VERTICAL CIRCUITS, INC. reassignment VERTICAL CIRCUITS, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: VERTICAL CIRCUITS SOLUTIONS, INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3185Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3171Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • Semiconductor die are typically manufactured as a large group of integrated circuit die imaged through photolithographic means on a semiconductor wafer or slice made of silicon. After manufacture, the silicon wafer is thinned, usually by mechanical means, and the wafer is cut, usually with a diamond saw, to singulate the individual die. The resulting individual integrated circuit has six exposed surfaces.
  • the top surface of the die includes the circuitry images and any passivation layers that have been added to the top layer during wafer fabrication.
  • the present invention describes a method for protecting and insulating all six surfaces of the die to reduce breakage, provide electrical insulation for these layers, and to provide physical surfaces that can be used for bonding one semiconductor die to another for the purpose of stacking die in an interconnected module or component.
  • the present invention provides the advantages of reducing chipping, cracking, and physical damage to die during die handling and processing operations such as burn-in, test, and assembly.
  • the present invention is useable for any semiconductor chips including, but not limited to memory chips.
  • FIG. 1 is a diagram illustrating a single semiconductor die with original connection pads running down the center of the die, and rerouting lines connecting the original connection pads at the center of the die with new connection pads located at the edges of the die.
  • FIG. 2 is a diagram illustrating a cross sectional side view of a semiconductor die showing the die coated with a conformal, insulating coating.
  • FIG. 3 is a diagram illustrating a cross section view of the semiconductor die showing the conformal coating and openings in the conformal coating above the original connection pads which run down the center of the semiconductor die.
  • FIG. 4 shows a semiconductor die with connection pads around the periphery of the die.
  • FIG. 5 shows a semiconductor die with peripheral pads, either original or relocated, coated with a conformal insulative coating, and with openings in the insulative coating located above the peripherally located electrical connection pads.
  • semiconductor die 10 with original connection pads 60 have had an insulating layer applied to the top surface, 30 of all of the die while the die are still connected together in a wafer form.
  • a metal layer is deposited and defined using photolithography, to reroute the electrical signals from the original connection pads 60 to new locations at the edge of the die.
  • An additional layer of insulating material is optionally applied above the metal layer, and openings are made in the top layer of insulating material at the relocated pad locations at the edge of the semiconductor die, and optionally at the original pad locations down the center of the top surface of the die.
  • the semiconductor die 10 has been thinned by grinding or lapping, and has been singulated from the semiconductor wafer, and said semiconductor die has been coated with a conformal insulating coating 20 .
  • openings have been made in the coating 20 , above original connection pads 60 , of semiconductor die 10 .
  • the electrical connection pads in this illustration run down the center of the top surface of the die.
  • this shows a semiconductor die 70 with connection pads 80 located around the periphery of the die top surface.
  • FIG. 5 shows openings in the conformal coating material at locations 90 on a semiconductor die whose electrical connections are located at the edges of the surface of the die.
  • the electrical connection points may be located anywhere on any of the surfaces of the die, but are typically located on the top surface of the die and are typically either at the peripheral edges of the top surface or down the center of the top surface.

Abstract

Semiconductor die are typically manufactured as a large group of integrated circuit die imaged through photolithographic means on a semiconductor wafer or slice made of silicon. After manufacture, the silicon wafer is thinned, usually by mechanical means, and the wafer is cut, usually with a diamond saw, to singulate the individual die. The resulting individual integrated circuit has six exposed surfaces. The top surface of the die includes the circuitry images and any passivation layers that have been added to the top layer during wafer fabrication. The present invention describes a method for protecting and insulating all six surfaces of the die to reduce breakage, provide electrical insulation for these layers, and to provide physical surfaces that can be used for bonding one semiconductor die to another for the purpose of stacking die in an interconnected module or component.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a Divisional of U.S. application Ser. No. 11/016,558, filed Dec. 17, 2004, titled “Three dimensional six surface conformal die coating”, which claimed priority from U.S. Provisional Application No. 60/561,847, filed Apr. 13, 2004, titled “Three dimensional six surface conformal die coating”, and both of which are hereby incorporated by reference.
  • BACKGROUND AND SUMMARY
  • Semiconductor die are typically manufactured as a large group of integrated circuit die imaged through photolithographic means on a semiconductor wafer or slice made of silicon. After manufacture, the silicon wafer is thinned, usually by mechanical means, and the wafer is cut, usually with a diamond saw, to singulate the individual die. The resulting individual integrated circuit has six exposed surfaces. The top surface of the die includes the circuitry images and any passivation layers that have been added to the top layer during wafer fabrication. The present invention describes a method for protecting and insulating all six surfaces of the die to reduce breakage, provide electrical insulation for these layers, and to provide physical surfaces that can be used for bonding one semiconductor die to another for the purpose of stacking die in an interconnected module or component.
  • The present invention provides the advantages of reducing chipping, cracking, and physical damage to die during die handling and processing operations such as burn-in, test, and assembly. The present invention is useable for any semiconductor chips including, but not limited to memory chips.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a diagram illustrating a single semiconductor die with original connection pads running down the center of the die, and rerouting lines connecting the original connection pads at the center of the die with new connection pads located at the edges of the die.
  • FIG. 2 is a diagram illustrating a cross sectional side view of a semiconductor die showing the die coated with a conformal, insulating coating.
  • FIG. 3 is a diagram illustrating a cross section view of the semiconductor die showing the conformal coating and openings in the conformal coating above the original connection pads which run down the center of the semiconductor die.
  • FIG. 4 shows a semiconductor die with connection pads around the periphery of the die.
  • FIG. 5 shows a semiconductor die with peripheral pads, either original or relocated, coated with a conformal insulative coating, and with openings in the insulative coating located above the peripherally located electrical connection pads.
  • DETAILED DESCRIPTION
  • Referring to FIG. 1, semiconductor die 10, with original connection pads 60 have had an insulating layer applied to the top surface, 30 of all of the die while the die are still connected together in a wafer form. A metal layer is deposited and defined using photolithography, to reroute the electrical signals from the original connection pads 60 to new locations at the edge of the die. An additional layer of insulating material is optionally applied above the metal layer, and openings are made in the top layer of insulating material at the relocated pad locations at the edge of the semiconductor die, and optionally at the original pad locations down the center of the top surface of the die.
  • Referring to FIG. 2, the semiconductor die 10, has been thinned by grinding or lapping, and has been singulated from the semiconductor wafer, and said semiconductor die has been coated with a conformal insulating coating 20.
  • Referring to FIG. 3, openings have been made in the coating 20, above original connection pads 60, of semiconductor die 10. The electrical connection pads in this illustration run down the center of the top surface of the die.
  • Referring to FIG. 4, this shows a semiconductor die 70 with connection pads 80 located around the periphery of the die top surface.
  • FIG. 5 shows openings in the conformal coating material at locations 90 on a semiconductor die whose electrical connections are located at the edges of the surface of the die. The electrical connection points may be located anywhere on any of the surfaces of the die, but are typically located on the top surface of the die and are typically either at the peripheral edges of the top surface or down the center of the top surface.

Claims (13)

1. A singulated integrated circuit die including six surfaces, the die being free of permanent attachment and having an electrically insulating material applied to all surfaces.
2. The die as in claim 1 wherein the electrically insulating material is a polymer.
3. The die as in claim 2 wherein the electrically insulating material is parylene.
4. The die as in claim 3, further comprising an opening in the insulating material exposing a feature in an underlying surface.
5. The die as in claim 4 wherein the opening exposes an electrical connection pad in a top surface of the die.
6. The die as in claim 4 wherein the opening exposes an optical emitter or sensor in a top surface of the die.
7. A method for preparing an electrically insulated semiconductor die for use in a component, comprising providing a die having six surfaces, and applying a conformal electrically insulating material onto the die surfaces.
8. The method of claim 7 further comprising, prior to applying the conformal coating, rerouting from original connection pads on the die as provided to new locations at the edge of the die.
9. The method of claim 7 wherein applying the conformal electrically insulating material onto the die surfaces comprises forming a polymer onto the die surfaces.
10. The method of claim 9 wherein applying the conformal electrically insulating material onto the die surfaces comprises forming parylene onto the die surfaces.
11. The method of claim 7, further comprising making openings through the insulating material exposing a feature on the underlying surface.
12. The method of claim 11 wherein exposing a feature on the underlying surface comprises exposing an electrical connection pad.
13. The method of claim 11 wherein exposing a feature on the underlying surface comprises exposing an optical emitter or sensor.
US11/849,162 2004-04-13 2007-08-31 Three Dimensional Six Surface Conformal Die Coating Abandoned US20070290377A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/849,162 US20070290377A1 (en) 2004-04-13 2007-08-31 Three Dimensional Six Surface Conformal Die Coating

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US56184704P 2004-04-13 2004-04-13
US11/016,558 US7705432B2 (en) 2004-04-13 2004-12-17 Three dimensional six surface conformal die coating
US11/849,162 US20070290377A1 (en) 2004-04-13 2007-08-31 Three Dimensional Six Surface Conformal Die Coating

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/016,558 Division US7705432B2 (en) 2004-04-13 2004-12-17 Three dimensional six surface conformal die coating

Publications (1)

Publication Number Publication Date
US20070290377A1 true US20070290377A1 (en) 2007-12-20

Family

ID=35150641

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/016,558 Active 2025-04-18 US7705432B2 (en) 2004-04-13 2004-12-17 Three dimensional six surface conformal die coating
US11/849,162 Abandoned US20070290377A1 (en) 2004-04-13 2007-08-31 Three Dimensional Six Surface Conformal Die Coating

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/016,558 Active 2025-04-18 US7705432B2 (en) 2004-04-13 2004-12-17 Three dimensional six surface conformal die coating

Country Status (4)

Country Link
US (2) US7705432B2 (en)
EP (1) EP1743370A4 (en)
TW (1) TW200603257A (en)
WO (1) WO2005101494A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8587088B2 (en) 2011-02-17 2013-11-19 Apple Inc. Side-mounted controller and methods for making the same

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8154881B2 (en) * 2006-11-13 2012-04-10 Telecommunication Systems, Inc. Radiation-shielded semiconductor assembly
KR100844997B1 (en) * 2006-12-29 2008-07-09 삼성전자주식회사 Semiconductor package, stacked semiconductor package and methods of manufacturing the packages
US8533853B2 (en) 2009-06-12 2013-09-10 Telecommunication Systems, Inc. Location sensitive solid state drive

Citations (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3648131A (en) * 1969-11-07 1972-03-07 Ibm Hourglass-shaped conductive connection through semiconductor structures
US3679941A (en) * 1969-09-22 1972-07-25 Gen Electric Composite integrated circuits including semiconductor chips mounted on a common substrate with connections made through a dielectric encapsulator
US3702025A (en) * 1969-05-12 1972-11-07 Honeywell Inc Discretionary interconnection process
US4074342A (en) * 1974-12-20 1978-02-14 International Business Machines Corporation Electrical package for lsi devices and assembly process therefor
US4323914A (en) * 1979-02-01 1982-04-06 International Business Machines Corporation Heat transfer structure for integrated circuit package
US4525921A (en) * 1981-07-13 1985-07-02 Irvine Sensors Corporation High-density electronic processing package-structure and fabrication
US4545840A (en) * 1983-03-08 1985-10-08 Monolithic Memories, Inc. Process for controlling thickness of die attach adhesive
US4646128A (en) * 1980-09-16 1987-02-24 Irvine Sensors Corporation High-density electronic processing package--structure and fabrication
US4659931A (en) * 1985-05-08 1987-04-21 Grumman Aerospace Corporation High density multi-layered integrated circuit package
US4672737A (en) * 1984-01-23 1987-06-16 Irvine Sensors Corporation Detector array module fabrication process
US4703170A (en) * 1985-04-12 1987-10-27 Grumman Aerospace Corporation Infrared focal plane module
US4706166A (en) * 1986-04-25 1987-11-10 Irvine Sensors Corporation High-density electronic modules--process and product
US4761681A (en) * 1982-09-08 1988-08-02 Texas Instruments Incorporated Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration
US4764846A (en) * 1987-01-05 1988-08-16 Irvine Sensors Corporation High density electronic package comprising stacked sub-modules
US4801992A (en) * 1986-12-01 1989-01-31 Motorola Inc. Three dimensional interconnected integrated circuit
US4807021A (en) * 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
US4818823A (en) * 1987-07-06 1989-04-04 Micro-Circuits, Inc. Adhesive component means for attaching electrical components to conductors
US4827327A (en) * 1985-04-13 1989-05-02 Fujitsu Limited Integrated circuit device having stacked conductive layers connecting circuit elements therethrough
US4862249A (en) * 1987-04-17 1989-08-29 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US4894706A (en) * 1985-02-14 1990-01-16 Nippon Telegraph And Telephone Corporation Three-dimensional packaging of semiconductor device chips
US4897708A (en) * 1986-07-17 1990-01-30 Laser Dynamics, Inc. Semiconductor wafer array
US4901136A (en) * 1987-07-14 1990-02-13 General Electric Company Multi-chip interconnection package
US4939568A (en) * 1986-03-20 1990-07-03 Fujitsu Limited Three-dimensional integrated circuit and manufacturing method thereof
US4941033A (en) * 1988-12-27 1990-07-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device
US4953005A (en) * 1987-04-17 1990-08-28 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US4954875A (en) * 1986-07-17 1990-09-04 Laser Dynamics, Inc. Semiconductor wafer array with electrically conductive compliant material
US4956695A (en) * 1989-05-12 1990-09-11 Rockwell International Corporation Three-dimensional packaging of focal plane assemblies using ceramic spacers
US4956694A (en) * 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
US4959749A (en) * 1989-08-16 1990-09-25 Unisys Corporation Layered electronic assembly having compensation for chips of different thickness and different I/O lead offsets
US4983533A (en) * 1987-10-28 1991-01-08 Irvine Sensors Corporation High-density electronic modules - process and product
US4996583A (en) * 1989-02-15 1991-02-26 Matsushita Electric Industrial Co., Ltd. Stack type semiconductor package
US5006923A (en) * 1989-09-14 1991-04-09 Litton Systems, Inc. Stackable multilayer substrate for mounting integrated circuits
US5013687A (en) * 1989-07-27 1991-05-07 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
US5019943A (en) * 1990-02-14 1991-05-28 Unisys Corporation High density chip stack having a zigzag-shaped face which accommodates connections between chips
US5025306A (en) * 1988-08-09 1991-06-18 Texas Instruments Incorporated Assembly of semiconductor chips
US5028986A (en) * 1987-12-28 1991-07-02 Hitachi, Ltd. Semiconductor device and semiconductor module with a plurality of stacked semiconductor devices
US5032896A (en) * 1989-08-31 1991-07-16 Hughes Aircraft Company 3-D integrated circuit assembly employing discrete chips
US5075253A (en) * 1989-04-12 1991-12-24 Advanced Micro Devices, Inc. Method of coplanar integration of semiconductor IC devices
US5093708A (en) * 1990-08-20 1992-03-03 Grumman Aerospace Corporation Multilayer integrated circuit module
US5104820A (en) * 1989-07-07 1992-04-14 Irvine Sensors Corporation Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
US5111278A (en) * 1991-03-27 1992-05-05 Eichelberger Charles W Three-dimensional multichip module systems
US5117282A (en) * 1990-10-29 1992-05-26 Harris Corporation Stacked configuration for integrated circuit devices
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5135556A (en) * 1991-04-08 1992-08-04 Grumman Aerospace Corporation Method for making fused high density multi-layer integrated circuit module
US5138437A (en) * 1987-07-27 1992-08-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device in which integrated circuit units having different functions are stacked in three dimensional manner
US6080595A (en) * 1998-11-10 2000-06-27 Mosel Vitelic Inc. Method for estimating the thickness of layer coated on wafer
US20010031548A1 (en) * 1997-10-20 2001-10-18 Peter Elenius Method for forming chip scale package
US6351030B2 (en) * 1997-09-29 2002-02-26 International Business Machines Corporation Electronic package utilizing protective coating
US20020168798A1 (en) * 1996-10-31 2002-11-14 Glenn Thomas P. Method of making near chip size integrated circuit package
US20030099085A1 (en) * 2001-11-26 2003-05-29 Delaware Capital Formation, Inc. Surface flashover resistant capacitors and method for producing same
US6664616B2 (en) * 1996-11-21 2003-12-16 Hitachi, Ltd. Semiconductor device and manufacturing method thereof
US6667543B1 (en) * 2002-10-29 2003-12-23 Motorola, Inc. Optical sensor package
US20050148160A1 (en) * 2002-03-06 2005-07-07 Farnworth Warren M. Encapsulated semiconductor components and methods of fabrication
US6984885B1 (en) * 2000-02-10 2006-01-10 Renesas Technology Corp. Semiconductor device having densely stacked semiconductor chips
US7091592B2 (en) * 2003-05-27 2006-08-15 Industrial Technology Research Institute Stacked package for electronic elements and packaging method thereof
US7215018B2 (en) * 2004-04-13 2007-05-08 Vertical Circuits, Inc. Stacked die BGA or LGA component assembly
US7245021B2 (en) * 2004-04-13 2007-07-17 Vertical Circuits, Inc. Micropede stacked die component assembly

Family Cites Families (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5198888A (en) 1987-12-28 1993-03-30 Hitachi, Ltd. Semiconductor stacked device
US5191405A (en) 1988-12-23 1993-03-02 Matsushita Electric Industrial Co., Ltd. Three-dimensional stacked lsi
US5231304A (en) 1989-07-27 1993-07-27 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
US5446620A (en) 1990-08-01 1995-08-29 Staktek Corporation Ultra high density integrated circuit packages
AU8519891A (en) 1990-08-01 1992-03-02 Staktek Corporation Ultra high density integrated circuit packages, method and apparatus
US5499160A (en) 1990-08-01 1996-03-12 Staktek Corporation High density integrated circuit module with snap-on rail assemblies
US5258330A (en) 1990-09-24 1993-11-02 Tessera, Inc. Semiconductor chip assemblies with fan-in leads
US5146308A (en) 1990-10-05 1992-09-08 Micron Technology, Inc. Semiconductor package utilizing edge connected semiconductor dice
US5172303A (en) 1990-11-23 1992-12-15 Motorola, Inc. Electronic component assembly
US5229647A (en) 1991-03-27 1993-07-20 Micron Technology, Inc. High density data storage using stacked wafers
US5311401A (en) 1991-07-09 1994-05-10 Hughes Aircraft Company Stacked chip assembly and manufacturing method therefor
US5221642A (en) 1991-08-15 1993-06-22 Staktek Corporation Lead-on-chip integrated circuit fabrication method
US5270261A (en) 1991-09-13 1993-12-14 International Business Machines Corporation Three dimensional multichip package methods of fabrication
US5202754A (en) 1991-09-13 1993-04-13 International Business Machines Corporation Three-dimensional multichip packages and methods of fabrication
US5270571A (en) 1991-10-30 1993-12-14 Amdahl Corporation Three-dimensional package for semiconductor devices
JPH05160290A (en) 1991-12-06 1993-06-25 Rohm Co Ltd Circuit module
US5222014A (en) 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
US5313096A (en) 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5422435A (en) 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5247423A (en) 1992-05-26 1993-09-21 Motorola, Inc. Stacking three dimensional leadless multi-chip module and method for making the same
US5330359A (en) 1993-03-26 1994-07-19 The Whitaker Corporation Socket for stacking integrated circuit chips
US5455740A (en) 1994-03-07 1995-10-03 Staktek Corporation Bus communication system for stacked high density integrated circuit packages
US5405808A (en) * 1993-08-16 1995-04-11 Lsi Logic Corporation Fluid-filled and gas-filled semiconductor packages
EP0658937A1 (en) 1993-12-08 1995-06-21 Hughes Aircraft Company Vertical IC chip stack with discrete chip carriers formed from dielectric tape
WO1995025341A1 (en) 1994-03-15 1995-09-21 Irvine Sensors Corporation 3d stack of ic chips having leads reached by vias through passivation covering access plane
US5502333A (en) 1994-03-30 1996-03-26 International Business Machines Corporation Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5445994A (en) 1994-04-11 1995-08-29 Micron Technology, Inc. Method for forming custom planar metal bonding pad connectors for semiconductor dice
US5675180A (en) 1994-06-23 1997-10-07 Cubic Memory, Inc. Vertical interconnect process for silicon segments
US6124633A (en) 1994-06-23 2000-09-26 Cubic Memory Vertical interconnect process for silicon segments with thermally conductive epoxy preform
US5657206A (en) 1994-06-23 1997-08-12 Cubic Memory, Inc. Conductive epoxy flip-chip package and method
US6255726B1 (en) 1994-06-23 2001-07-03 Cubic Memory, Inc. Vertical interconnect process for silicon segments with dielectric isolation
US6080596A (en) 1994-06-23 2000-06-27 Cubic Memory Inc. Method for forming vertical interconnect process for silicon segments with dielectric isolation
US5891761A (en) 1994-06-23 1999-04-06 Cubic Memory, Inc. Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform
US5698895A (en) 1994-06-23 1997-12-16 Cubic Memory, Inc. Silicon segment programming method and apparatus
US5434745A (en) 1994-07-26 1995-07-18 White Microelectronics Div. Of Bowmar Instrument Corp. Stacked silicon die carrier assembly
US5619476A (en) * 1994-10-21 1997-04-08 The Board Of Trustees Of The Leland Stanford Jr. Univ. Electrostatic ultrasonic transducer
KR100349896B1 (en) 1994-12-28 2002-12-26 삼성에스디아이 주식회사 Mounting structure of ic and mounting method thereof
US5538758A (en) * 1995-10-27 1996-07-23 Specialty Coating Systems, Inc. Method and apparatus for the deposition of parylene AF4 onto semiconductor wafers
US5696031A (en) 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5724230A (en) 1996-06-21 1998-03-03 International Business Machines Corporation Flexible laminate module including spacers embedded in an adhesive
US6271598B1 (en) 1997-07-29 2001-08-07 Cubic Memory, Inc. Conductive epoxy flip-chip on chip
KR100593567B1 (en) * 1997-08-21 2006-06-28 큐빅 메모리, 인코포레이티드 Vertical Interconnect Process for Silicon Segments with Dielectric Insulation
US6138349A (en) * 1997-12-18 2000-10-31 Vlt Corporation Protective coating for an electronic device
JP3516592B2 (en) * 1998-08-18 2004-04-05 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
US6153929A (en) 1998-08-21 2000-11-28 Micron Technology, Inc. Low profile multi-IC package connector
US6303977B1 (en) * 1998-12-03 2001-10-16 Texas Instruments Incorporated Fully hermetic semiconductor chip, including sealed edge sides
US6297657B1 (en) * 1999-01-11 2001-10-02 Wentworth Laboratories, Inc. Temperature compensated vertical pin probing device
US6338980B1 (en) * 1999-08-13 2002-01-15 Citizen Watch Co., Ltd. Method for manufacturing chip-scale package and manufacturing IC chip
CA2399842C (en) * 2000-03-02 2006-11-14 Microchips, Inc. Microfabricated devices for the storage and selective exposure of chemicals and devices
US6368899B1 (en) * 2000-03-08 2002-04-09 Maxwell Electronic Components Group, Inc. Electronic device packaging
US6956283B1 (en) * 2000-05-16 2005-10-18 Peterson Kenneth A Encapsulants for protecting MEMS devices during post-packaging release etch
US6335224B1 (en) * 2000-05-16 2002-01-01 Sandia Corporation Protection of microelectronic devices during packaging
US6384473B1 (en) * 2000-05-16 2002-05-07 Sandia Corporation Microelectronic device package with an integral window
DE10103186B4 (en) * 2001-01-24 2007-01-18 Infineon Technologies Ag Method for producing an electronic component with a semiconductor chip
WO2002096389A1 (en) 2001-05-30 2002-12-05 Microchips, Inc. Conformal coated microchip reservoir devices
US7064010B2 (en) * 2003-10-20 2006-06-20 Micron Technology, Inc. Methods of coating and singulating wafers

Patent Citations (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3702025A (en) * 1969-05-12 1972-11-07 Honeywell Inc Discretionary interconnection process
US3679941A (en) * 1969-09-22 1972-07-25 Gen Electric Composite integrated circuits including semiconductor chips mounted on a common substrate with connections made through a dielectric encapsulator
US3648131A (en) * 1969-11-07 1972-03-07 Ibm Hourglass-shaped conductive connection through semiconductor structures
US4074342A (en) * 1974-12-20 1978-02-14 International Business Machines Corporation Electrical package for lsi devices and assembly process therefor
US4323914A (en) * 1979-02-01 1982-04-06 International Business Machines Corporation Heat transfer structure for integrated circuit package
US4646128A (en) * 1980-09-16 1987-02-24 Irvine Sensors Corporation High-density electronic processing package--structure and fabrication
US4525921A (en) * 1981-07-13 1985-07-02 Irvine Sensors Corporation High-density electronic processing package-structure and fabrication
US4761681A (en) * 1982-09-08 1988-08-02 Texas Instruments Incorporated Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration
US4545840A (en) * 1983-03-08 1985-10-08 Monolithic Memories, Inc. Process for controlling thickness of die attach adhesive
US4672737A (en) * 1984-01-23 1987-06-16 Irvine Sensors Corporation Detector array module fabrication process
US4894706A (en) * 1985-02-14 1990-01-16 Nippon Telegraph And Telephone Corporation Three-dimensional packaging of semiconductor device chips
US4703170A (en) * 1985-04-12 1987-10-27 Grumman Aerospace Corporation Infrared focal plane module
US4827327A (en) * 1985-04-13 1989-05-02 Fujitsu Limited Integrated circuit device having stacked conductive layers connecting circuit elements therethrough
US4659931A (en) * 1985-05-08 1987-04-21 Grumman Aerospace Corporation High density multi-layered integrated circuit package
US4807021A (en) * 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
US4939568A (en) * 1986-03-20 1990-07-03 Fujitsu Limited Three-dimensional integrated circuit and manufacturing method thereof
US4706166A (en) * 1986-04-25 1987-11-10 Irvine Sensors Corporation High-density electronic modules--process and product
US4954875A (en) * 1986-07-17 1990-09-04 Laser Dynamics, Inc. Semiconductor wafer array with electrically conductive compliant material
US4897708A (en) * 1986-07-17 1990-01-30 Laser Dynamics, Inc. Semiconductor wafer array
US4801992A (en) * 1986-12-01 1989-01-31 Motorola Inc. Three dimensional interconnected integrated circuit
US4764846A (en) * 1987-01-05 1988-08-16 Irvine Sensors Corporation High density electronic package comprising stacked sub-modules
US4862249A (en) * 1987-04-17 1989-08-29 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US4953005A (en) * 1987-04-17 1990-08-28 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US4818823A (en) * 1987-07-06 1989-04-04 Micro-Circuits, Inc. Adhesive component means for attaching electrical components to conductors
US4901136A (en) * 1987-07-14 1990-02-13 General Electric Company Multi-chip interconnection package
US5138437A (en) * 1987-07-27 1992-08-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device in which integrated circuit units having different functions are stacked in three dimensional manner
US4983533A (en) * 1987-10-28 1991-01-08 Irvine Sensors Corporation High-density electronic modules - process and product
US5028986A (en) * 1987-12-28 1991-07-02 Hitachi, Ltd. Semiconductor device and semiconductor module with a plurality of stacked semiconductor devices
US5025306A (en) * 1988-08-09 1991-06-18 Texas Instruments Incorporated Assembly of semiconductor chips
US4956694A (en) * 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
US4941033A (en) * 1988-12-27 1990-07-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device
US4996583A (en) * 1989-02-15 1991-02-26 Matsushita Electric Industrial Co., Ltd. Stack type semiconductor package
US5075253A (en) * 1989-04-12 1991-12-24 Advanced Micro Devices, Inc. Method of coplanar integration of semiconductor IC devices
US4956695A (en) * 1989-05-12 1990-09-11 Rockwell International Corporation Three-dimensional packaging of focal plane assemblies using ceramic spacers
US5104820A (en) * 1989-07-07 1992-04-14 Irvine Sensors Corporation Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
US5013687A (en) * 1989-07-27 1991-05-07 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
US4959749A (en) * 1989-08-16 1990-09-25 Unisys Corporation Layered electronic assembly having compensation for chips of different thickness and different I/O lead offsets
US5032896A (en) * 1989-08-31 1991-07-16 Hughes Aircraft Company 3-D integrated circuit assembly employing discrete chips
US5006923A (en) * 1989-09-14 1991-04-09 Litton Systems, Inc. Stackable multilayer substrate for mounting integrated circuits
US5019943A (en) * 1990-02-14 1991-05-28 Unisys Corporation High density chip stack having a zigzag-shaped face which accommodates connections between chips
US5093708A (en) * 1990-08-20 1992-03-03 Grumman Aerospace Corporation Multilayer integrated circuit module
US5117282A (en) * 1990-10-29 1992-05-26 Harris Corporation Stacked configuration for integrated circuit devices
US5111278A (en) * 1991-03-27 1992-05-05 Eichelberger Charles W Three-dimensional multichip module systems
US5135556A (en) * 1991-04-08 1992-08-04 Grumman Aerospace Corporation Method for making fused high density multi-layer integrated circuit module
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US20020168798A1 (en) * 1996-10-31 2002-11-14 Glenn Thomas P. Method of making near chip size integrated circuit package
US6664616B2 (en) * 1996-11-21 2003-12-16 Hitachi, Ltd. Semiconductor device and manufacturing method thereof
US6351030B2 (en) * 1997-09-29 2002-02-26 International Business Machines Corporation Electronic package utilizing protective coating
US20010031548A1 (en) * 1997-10-20 2001-10-18 Peter Elenius Method for forming chip scale package
US6080595A (en) * 1998-11-10 2000-06-27 Mosel Vitelic Inc. Method for estimating the thickness of layer coated on wafer
US6984885B1 (en) * 2000-02-10 2006-01-10 Renesas Technology Corp. Semiconductor device having densely stacked semiconductor chips
US20030099085A1 (en) * 2001-11-26 2003-05-29 Delaware Capital Formation, Inc. Surface flashover resistant capacitors and method for producing same
US20050148160A1 (en) * 2002-03-06 2005-07-07 Farnworth Warren M. Encapsulated semiconductor components and methods of fabrication
US6667543B1 (en) * 2002-10-29 2003-12-23 Motorola, Inc. Optical sensor package
US7091592B2 (en) * 2003-05-27 2006-08-15 Industrial Technology Research Institute Stacked package for electronic elements and packaging method thereof
US7215018B2 (en) * 2004-04-13 2007-05-08 Vertical Circuits, Inc. Stacked die BGA or LGA component assembly
US7245021B2 (en) * 2004-04-13 2007-07-17 Vertical Circuits, Inc. Micropede stacked die component assembly

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8587088B2 (en) 2011-02-17 2013-11-19 Apple Inc. Side-mounted controller and methods for making the same

Also Published As

Publication number Publication date
WO2005101494A3 (en) 2006-11-23
EP1743370A2 (en) 2007-01-17
WO2005101494A2 (en) 2005-10-27
US20050224952A1 (en) 2005-10-13
EP1743370A4 (en) 2007-12-05
TW200603257A (en) 2006-01-16
US7705432B2 (en) 2010-04-27

Similar Documents

Publication Publication Date Title
KR100938970B1 (en) Semiconductor device and manufacturing method thereof
US6818550B2 (en) Method of cutting a wafer into individual chips
TWI497658B (en) Chip package and fabrication method thereof
JP3516592B2 (en) Semiconductor device and manufacturing method thereof
US6284573B1 (en) Wafer level fabrication and assembly of chip scale packages
US8018065B2 (en) Wafer-level integrated circuit package with top and bottom side electrical connections
US20020126459A1 (en) Stackable microcircuit layer formed from a plastic encapsulated microcircuit and method of making the same
US20050146005A1 (en) Semiconductor device and manufacturing method thereof
US20070018324A1 (en) Wafer-level-chip-scale package and method of fabrication
US20050161788A1 (en) Semiconductor device
JP3660918B2 (en) Semiconductor device and manufacturing method thereof
KR20020091327A (en) Wafer level package having a package body at its side surface and method for manufacturing the same
US8785297B2 (en) Method for encapsulating electronic components on a wafer
JPS5896760A (en) Manufacture of semiconductor device
US6680524B2 (en) Semiconductor device and method for fabricating the same
US20070290377A1 (en) Three Dimensional Six Surface Conformal Die Coating
JP4334397B2 (en) Semiconductor device and manufacturing method thereof
US11244879B2 (en) Semiconductor package
JP4422380B2 (en) Manufacturing method of semiconductor device
KR20070021200A (en) Three Dimensional Six Surface Conformal Die Coating
JP2005191485A (en) Semiconductor device
JP3917121B2 (en) Manufacturing method of semiconductor device
US20240055421A1 (en) Method for manufacturing semiconductor devices without thickness deviation
US20230065405A1 (en) Semiconductor package and manufacturing method thereof
JP6967962B2 (en) Semiconductor devices and methods for manufacturing semiconductor devices

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF C

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VERTICAL CIRCUITS, INC.;REEL/FRAME:029186/0755

Effective date: 20121023

AS Assignment

Owner name: VERTICAL CIRCUITS SOLUTIONS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VERTICAL CIRCUITS, INC.;REEL/FRAME:029683/0797

Effective date: 20121114

AS Assignment

Owner name: VERTICAL CIRCUITS, INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:VERTICAL CIRCUITS SOLUTIONS, INC.;REEL/FRAME:029686/0255

Effective date: 20070912