US20070272948A1 - Inverter with dual-gate organic thin-film transistor - Google Patents
Inverter with dual-gate organic thin-film transistor Download PDFInfo
- Publication number
- US20070272948A1 US20070272948A1 US11/693,830 US69383007A US2007272948A1 US 20070272948 A1 US20070272948 A1 US 20070272948A1 US 69383007 A US69383007 A US 69383007A US 2007272948 A1 US2007272948 A1 US 2007272948A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- inverter
- organic
- gate
- load transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/481—Insulated gate field-effect transistors [IGFETs] characterised by the gate conductors
- H10K10/482—Insulated gate field-effect transistors [IGFETs] characterised by the gate conductors the IGFET comprising multiple separately-addressable gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
- H10K19/10—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00 comprising field-effect transistors
Definitions
- the present invention relates to an inverter using an organic semiconductor, and more particularly, to an inverter implemented with a dual-gate organic transistor on a plastic substrate.
- Organic thin-film transistors have the advantage of being more easily fabricated at a lower temperature than conventional silicon transistors, which makes it possible to fabricate an organic thin-film transistor on a flexible plastic substrate. Accordingly, organic thin-film transistors have come into the spotlight as next-generation devices.
- An organic thin-film transistor is used as a pixel driving switch for a flexible display device or in a radio frequency identification (RFID) circuit, for example.
- RFID radio frequency identification
- the organic thin-film transistor is used as a pixel driving switch for a display device, it is sufficiently implemented with only a single-type transistor, i.e., a p-type transistor.
- CMOS transistor which is a combination of a p-type transistor and an n-type transistor, in view of power consumption and speed.
- an n-type organic semiconductor device lacks stability and reliability, only a p-type transistor is commonly used to form an inverter.
- FIGS. 1 a and 1 b illustrate two conventional inverter circuits that can be fabricated with only a p-type transistor.
- the inverter shown in FIG. 1 a has a depletion type transistor as a load and an enhancement type transistor as a driver
- the inverter shown in FIG. 1 b has enhancement type transistors as a load and a driver.
- the former is commonly known as a D-inverter or a zero driver load logic inverter, and the latter as an E-inverter or a diode-connected load logic inverter.
- the D-inverter is superior to the E-inverter in terms of power consumption and gain.
- Threshold voltage in an organic semiconductor cannot be controlled by doping, unlike a conventional silicon semiconductor.
- it is difficult to fabricate a D-inverter through a conventional semiconductor fabrication process because organic transistors with a different threshold voltage cannot be formed on the same substrate.
- transistors In order to implement a D-inverter, transistors must be formed with a different threshold voltage after surface processing their respective regions differently. Particularly, an organic semiconductor has poor uniformity on a substrate, making it difficult to fabricate a stable inverter.
- a depletion type transistor for a load is formed to have a large width/length (W/L) ratio
- an enhancement type transistor for a driver is formed to have a small W/L ratio in order to accomplish current adjustment.
- a transistor with a large W/L ratio is used as a depletion type load since high current flows when a gate voltage V G is 0V, and a transistor with a small W/L ratio is used as an enhancement type driver.
- an inverter needs to be designed and fabricated after all features of transistors are secured and obtained for each W/L ratio.
- the present invention greatly improves and enhances a previous conventional method employing a W/L ratio of transistors in fabricating an inverter having a depletion type load and an enhancement type driver.
- the present invention is directed to an inverter structure in which a driver transistor is implemented as an enhancement type transistor by using a dual-gate organic transistor.
- the present invention is also directed to an inverter structure implemented by applying a p-type dual-gate organic transistor structure to a load transistor rather than a driver transistor, or by applying a p-type dual-gate organic transistor structure to both a driver transistor and a load transistor.
- One aspect of the present invention provides an inverter comprising: a load transistor; and a driver transistor connected to the load transistor and having a dual-gate structure and an organic channel.
- the load transistor may use a first dielectric layer or a second dielectric layer as a gate insulating layer.
- an inverter comprising: a load transistor having a dual-gate structure and an organic channel; and a driver transistor connected to the load transistor.
- the driver transistor may use the first dielectric layer or the second dielectric layer as a gate insulating layer.
- Yet another aspect of the present invention provides an inverter comprising: a load transistor having a dual-gate structure and an organic channel; and a driver transistor having a dual-gate stricture and an organic channel and connected to the load transistor.
- Each of the load transistor and the driver transistor may comprise a bottom gate electrode facing the organic channel with a first dielectric layer interposed therebetween; a top gate electrode facing the organic channel with a second dielectric layer interposed therebetween; and source and drain electrodes connected to the organic channel, and a positive bias voltage may be applied to the top gate electrode of the driver transistor, and a negative bias voltage may be applied to the top gate electrode of the load transistor.
- the driver transistor and the load transistor may have the same W/L ratio.
- FIG. 1 a is a circuit diagram illustrating an example of a structure of a conventional inverter that can be fabricated with only a p-type transistor;
- FIG. 1 b is a circuit diagram illustrating another example of a structure of a conventional inverter that can be fabricated with only a p-type transistor;
- FIGS. 2 a and 2 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor (OTFT) according to an exemplary embodiment of the present invention
- FIGS. 3 a and 3 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to another exemplary embodiment of the present invention
- FIGS. 4 a and 4 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to yet another exemplary embodiment of the present invention
- FIGS. 5 a and 5 b are graphs showing a transfer curve of a dual-gate organic thin-film transistor whose threshold voltage varies with top gate bias voltage according to the present invention.
- FIG. 6 illustrates a circuit of a D-inverter fabricated with a dual-gate organic transistor and its voltage transfer characteristic according to an exemplary embodiment of the present invention.
- FIGS. 2 a and 2 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor (OTFT) according to an exemplary embodiment of the present invention.
- OTFT organic thin-film transistor
- an inverter includes a load transistor having an organic transistor structure, and a driver transistor connected to the load transistor and having a dual-gate organic transistor structure.
- the load transistor has a gate and a source connected to each other
- the inverter is an E-inverter
- the load transistor has a gate and a drain connected to each other.
- the driver transistor includes a bottom gate electrode 11 located on a substrate 10 , a first dielectric layer 12 covering the substrate 10 having the bottom gate electrode 11 , an organic semiconductor layer 15 formed facing the bottom gate electrode 11 and constituting an organic channel, source/drain electrodes 13 and 14 connected to both ends of the organic semiconductor layer 15 , a second dielectric layer 16 covering the structure, and a top gate electrode 17 formed facing the organic semiconductor layer 15 with the second dielectric layer 16 interposed therebetween.
- the bottom gate electrode 11 of the driver transistor is located beneath the organic transistor structure, and the top gate electrode 17 is located on the organic transistor structure.
- the load transistor uses the first dielectric layer 12 of the driver transistor as a gate insulating layer.
- the load transistor uses the second dielectric layer 16 of the driver transistor as a gate insulating layer.
- a process of fabricating the organic transistor having a dual-gate structure will be briefly described.
- Ti is deposited to a 50 nm thickness on the organic substrate 10 , Corning 1737, using an e-beam deposition method to form the bottom gate electrode 11 .
- Plasma Enhanced Atomic Layer Deposition (PEALD) Al 2 O 3 is coated to a 150 nm thickness using an O 2 gas containing a trimethyl aluminum (TMA) precursor and an N 2 gas to form the first dielectric layer 12 .
- TMA trimethyl aluminum
- a Ti layer and an Au layer are then deposited to a 3 nm thickness and an 80 nm thickness on the first dielectric layer 12 to form the source/drain electrodes 13 and 14 , respectively.
- the substrate having the structure is treated with hexamethyldisilazane (HMDS) as a self-organizing material in order to improve the quality of an organic/dielectric interface, and then is coated with an organic material of a 60 nm thickness to form the organic semiconductor layer 15 .
- HMDS hexamethyldisilazane
- a parylene layer is then formed as the second dielectric layer 16 to a 300 nm thickness on the substrate having the bottom gate organic transistor structure. By using the parylene layer, a dielectric capacitance Cpar of 7.15 nF/cm 2 can be obtained.
- a Ti layer is deposited to a 50 nm thickness, forming the top gate electrode 17 . Patterning for integration may be accomplished by depositing each of the layers using a shadow mask or photolith
- the inverter is a D-inverter
- a threshold voltage of the driver transistor shifts from a positive zone to a negative zone when an input voltage is applied to the bottom gate electrode 11 and a positive voltage is applied to the top gate electrode 17 .
- the inverter is an E-inverter
- a positive bias voltage is applied to top gate electrodes of the load transistor and the driver transistor because each of the load transistor and the driver transistor needs to operate as an enhancement transistor. In this manner, it is possible to easily implement an inverter by using organic transistors having the same W/L ratio.
- FIGS. 3 a and 3 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to another exemplary embodiment of the present invention.
- an inverter includes a load transistor having a dual-gate organic transistor structure, and a driver transistor connected to the load transistor.
- the inverter is substantially the same as the inverter of the previously-described exemplary embodiment except that the load transistor, rather than the driver transistor, has a dual-gate organic transistor structure.
- a negative bias voltage is applied to a top gate of the load transistor to simultaneously switch the bottom and top transistors on. This shifts a threshold voltage of the load transistor to a positive zone and the load transistor becomes a depletion type transistor, thereby improving characteristics of the inverter. In this manner, it is possible to easily implement the D-inverter by using organic transistors having the same W/L ratio.
- FIGS. 4 a and 4 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to another exemplary embodiment of the present invention.
- an inverter includes a load transistor having a dual-gate organic transistor structure, and a driver transistor connected to the load transistor and having a dual-gate organic transistor structure.
- both the driver transistor and the load transistor have a dual-gate organic transistor structure.
- a positive voltage is applied to a top gate electrode of the driver transistor and a negative voltage is applied to the top gate electrode of the load transistor.
- a D-inverter it is possible to easily implement a D-inverter by using organic transistors having the same W/L ratio.
- FIGS. 5 a and 5 b are graphs showing a transfer curve of a dual-gate organic thin-film transistor whose threshold voltage varies with top gate bias voltage according to the present invention.
- a threshold voltage V th regularly changed from 14.5V to ⁇ 1.5V.
- the top gate bias voltage was negative, lump/hill shapes were observed as indicated by a circle in FIG. 5 a .
- the lump/hill shapes are considered to be caused by the top organic transistor having a high positive threshold voltage turning on.
- the shift in the above transfer curve can account for a body effect in the silicon transistor.
- a body effect is defined as dependency of threshold voltage on substrate bias voltage.
- the body effect can be defined as dependency of the threshold voltage of the bottom gate organic transistor on the top gate bias voltage.
- the dependency of the threshold voltage on the top gate bias voltage can be expressed by the following Equation 1:
- Cox, Cpen and Cpar are capacitances of the bottom gate dielectric (Al 2 O 3 ), the organic semiconductor (pentacene), and the top gate dielectric (parylene), respectively.
- the present invention eliminates the need for a level shifter by using a dual-gate driver transistor structure.
- a slope of ⁇ 0.53 is obtained dividing change in the threshold voltage dV th by change in the top gate bias voltage dV G2 measured at the dual-gate organic transistor having parylene of a 300 nm thickness.
- This value differs from a theoretical Cpar/Cox value, ⁇ 0.17.
- This difference between the value induced from the dual-gate organic transistor having a parylene of a 300 nm thickness and the theoretical value is caused by influence from deformation of a transfer curve, e.g., deformation such as the lump/hill shapes of FIG. 5 a and negative bias voltage stress.
- a parylene of a 1000 nm thickness a slope of about ⁇ 0.048 was obtained. This value is substantially consistent with a theoretical Cpar/Cox value, ⁇ 0.052.
- FIG. 6 illustrates a circuit of a D-inverter fabricated with a dual-gate organic transistor and its voltage transfer characteristic according to an exemplary embodiment of the present invention.
- the W/L ratio of a load transistor is greater than that of a driver transistor to obtain a depletion type load transistor.
- organic transistors having the same W/L ratio were used and a mode of the transistors having a dual-gate structure was changed.
- FIG. 6 shows voltage transfer characteristics (VTCs) of a D-inverter composed of organic transistors having a dual-gate structure.
- the voltage transfer characteristics (VTCs) of the D-inverter show that a threshold voltage V th of the driver transistor shifted to a positive zone when a top gate bias voltage V G2 of the driver transistor was ⁇ 10V, and ON current increased, leading to a large positive inversion voltage V inversion and a large swing range.
- V G2 10V
- voltage transfer characteristics show that the threshold voltage V th shifted to a negative zone, decreasing ON current, and the inversion voltage V inversion shifted to a negative zone, decreasing ON current and swing range.
- a low level output voltage V out is determined by a supply voltage, power voltage V dd , and a high level output voltage V out is dependent on a threshold voltage V th or ON current of the driver transistor. Further, the position of the inversion voltage V inversion is dependent on the threshold voltage V th of the driver transistor.
- the driver transistor needs to have a negative threshold voltage and the load transistor needs to have a positive threshold voltage to act as a circuit building unit.
- the driver transistor is formed with a dual-gate structure and a positive bias voltage is applied to the top gate so that a body effect appears in the organic semiconductor. Accordingly, the threshold voltage is shifted to a negative zone due to positive potential at the top gate of the driver transistor, so that the driver transistor acts as an enhancement type transistor. In this manner, the inverter can be easily implemented with a dual-gate organic transistor.
- a dual-gate organic transistor structure can be applied to an organic inverter, and a threshold voltage and ON current of the transistor can be controlled so that the transistor functions as a level shifter.
- passivation performance can be improved by using a top gate dielectric parylene and a top gate electrode on an organic channel active layer of the dual-gate organic transistor. In this manner, the shelf-life of the dual-gate organic transistor can be lengthened and the stability and passivation performance of the inverter can be improved.
- the inverter may be implemented with an organic transistor having a bottom contact structure, in light of actual organic transistor fabrication, mass production and inverter integration.
- the inverter may be implemented with an organic transistor having a top contact structure, in the light of the characteristics, particularly mobility, of the organic transistor.
- the present invention it is possible to increase the lifespan and improve the reliability of the device. It is also possible to provide an organic inverter in which characteristics of organic electronic elements can be easily adjusted according to circuit design, even after fabricating the organic electronic elements.
Abstract
Provided is an inverter having a new structure capable of easily controlling a threshold voltage according to position in fabricating an inverter circuit on a plastic substrate using an organic semiconductor. A driver transistor is formed with a dual-gate structure and a positive bias voltage is applied to the top gate of the driver transistor so that a body effect appears in the organic semiconductor. Accordingly, the threshold voltage is shifted to a negative zone due to positive potential applied to the top gate of the driver transistor so that the driver transistor acts as an enhancement type transistor. A dual-gate organic structure may be applied to a load transistor rather than the driver transistor, or a p-type dual-gate organic transistor structure may be applied to both the driver transistor and the load transistor. Lifespan of the device can be increased, reliability of the device can be improved, and an organic inverter can be provided in which characteristics of organic electronic elements are easily adjusted according to circuit design even after the organic electronic elements are fabricated.
Description
- This application claims priority to and the benefit of Korean Patent Application No. 2006-0047388, filed May 26, 2006, the disclosure of which is incorporated herein by reference in its entirety.
- 1. Field of the Invention
- The present invention relates to an inverter using an organic semiconductor, and more particularly, to an inverter implemented with a dual-gate organic transistor on a plastic substrate.
- 2. Discussion of Related Art
- Organic thin-film transistors have the advantage of being more easily fabricated at a lower temperature than conventional silicon transistors, which makes it possible to fabricate an organic thin-film transistor on a flexible plastic substrate. Accordingly, organic thin-film transistors have come into the spotlight as next-generation devices. An organic thin-film transistor is used as a pixel driving switch for a flexible display device or in a radio frequency identification (RFID) circuit, for example. When the organic thin-film transistor is used as a pixel driving switch for a display device, it is sufficiently implemented with only a single-type transistor, i.e., a p-type transistor. However, for a circuit, it is desirable to use a CMOS transistor, which is a combination of a p-type transistor and an n-type transistor, in view of power consumption and speed.
- However, since an n-type organic semiconductor device lacks stability and reliability, only a p-type transistor is commonly used to form an inverter.
-
FIGS. 1 a and 1 b illustrate two conventional inverter circuits that can be fabricated with only a p-type transistor. The inverter shown inFIG. 1 a has a depletion type transistor as a load and an enhancement type transistor as a driver, and the inverter shown inFIG. 1 b has enhancement type transistors as a load and a driver. The former is commonly known as a D-inverter or a zero driver load logic inverter, and the latter as an E-inverter or a diode-connected load logic inverter. - Referring to
FIGS. 1 a and 1 b, the D-inverter is superior to the E-inverter in terms of power consumption and gain. Threshold voltage in an organic semiconductor cannot be controlled by doping, unlike a conventional silicon semiconductor. In other words, it is difficult to fabricate a D-inverter through a conventional semiconductor fabrication process because organic transistors with a different threshold voltage cannot be formed on the same substrate. In order to implement a D-inverter, transistors must be formed with a different threshold voltage after surface processing their respective regions differently. Particularly, an organic semiconductor has poor uniformity on a substrate, making it difficult to fabricate a stable inverter. - In implementing a D-inverter using current technology, a depletion type transistor for a load is formed to have a large width/length (W/L) ratio, and an enhancement type transistor for a driver is formed to have a small W/L ratio in order to accomplish current adjustment.
- As described above, in the conventional method for fabricating a D-inverter, a transistor with a large W/L ratio is used as a depletion type load since high current flows when a gate voltage VG is 0V, and a transistor with a small W/L ratio is used as an enhancement type driver. Thus, in order to obtain an optimal condition, an inverter needs to be designed and fabricated after all features of transistors are secured and obtained for each W/L ratio.
- The present invention greatly improves and enhances a previous conventional method employing a W/L ratio of transistors in fabricating an inverter having a depletion type load and an enhancement type driver. The present invention is directed to an inverter structure in which a driver transistor is implemented as an enhancement type transistor by using a dual-gate organic transistor.
- The present invention is also directed to an inverter structure implemented by applying a p-type dual-gate organic transistor structure to a load transistor rather than a driver transistor, or by applying a p-type dual-gate organic transistor structure to both a driver transistor and a load transistor.
- One aspect of the present invention provides an inverter comprising: a load transistor; and a driver transistor connected to the load transistor and having a dual-gate structure and an organic channel.
- The load transistor may use a first dielectric layer or a second dielectric layer as a gate insulating layer.
- Another aspect of the present invention provides an inverter comprising: a load transistor having a dual-gate structure and an organic channel; and a driver transistor connected to the load transistor.
- The driver transistor may use the first dielectric layer or the second dielectric layer as a gate insulating layer.
- Yet another aspect of the present invention provides an inverter comprising: a load transistor having a dual-gate structure and an organic channel; and a driver transistor having a dual-gate stricture and an organic channel and connected to the load transistor.
- Each of the load transistor and the driver transistor may comprise a bottom gate electrode facing the organic channel with a first dielectric layer interposed therebetween; a top gate electrode facing the organic channel with a second dielectric layer interposed therebetween; and source and drain electrodes connected to the organic channel, and a positive bias voltage may be applied to the top gate electrode of the driver transistor, and a negative bias voltage may be applied to the top gate electrode of the load transistor.
- The driver transistor and the load transistor may have the same W/L ratio.
- The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
-
FIG. 1 a is a circuit diagram illustrating an example of a structure of a conventional inverter that can be fabricated with only a p-type transistor; -
FIG. 1 b is a circuit diagram illustrating another example of a structure of a conventional inverter that can be fabricated with only a p-type transistor; -
FIGS. 2 a and 2 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor (OTFT) according to an exemplary embodiment of the present invention; -
FIGS. 3 a and 3 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to another exemplary embodiment of the present invention; -
FIGS. 4 a and 4 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to yet another exemplary embodiment of the present invention; -
FIGS. 5 a and 5 b are graphs showing a transfer curve of a dual-gate organic thin-film transistor whose threshold voltage varies with top gate bias voltage according to the present invention; and -
FIG. 6 illustrates a circuit of a D-inverter fabricated with a dual-gate organic transistor and its voltage transfer characteristic according to an exemplary embodiment of the present invention. - Hereinafter, exemplary embodiments of the present invention will be described in detail. However, the present invention is not limited to the exemplary embodiments disclosed below, but can be implemented in various forms. Therefore, the present exemplary embodiment is provided for complete disclosure of the present invention and to fully inform the scope of the present invention to those of ordinary skill in the art.
-
FIGS. 2 a and 2 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor (OTFT) according to an exemplary embodiment of the present invention. - Referring to
FIGS. 2 a and 2 b, an inverter according to the exemplary embodiment includes a load transistor having an organic transistor structure, and a driver transistor connected to the load transistor and having a dual-gate organic transistor structure. Here, when the inverter is a D-inverter, the load transistor has a gate and a source connected to each other, and when the inverter is an E-inverter, the load transistor has a gate and a drain connected to each other. - The driver transistor includes a
bottom gate electrode 11 located on asubstrate 10, a firstdielectric layer 12 covering thesubstrate 10 having thebottom gate electrode 11, anorganic semiconductor layer 15 formed facing thebottom gate electrode 11 and constituting an organic channel, source/drain electrodes organic semiconductor layer 15, a seconddielectric layer 16 covering the structure, and atop gate electrode 17 formed facing theorganic semiconductor layer 15 with the seconddielectric layer 16 interposed therebetween. Here, thebottom gate electrode 11 of the driver transistor is located beneath the organic transistor structure, and thetop gate electrode 17 is located on the organic transistor structure. In the inverter shown inFIG. 2 a, the load transistor uses the firstdielectric layer 12 of the driver transistor as a gate insulating layer. In the inverter shown inFIG. 2 b, the load transistor uses the seconddielectric layer 16 of the driver transistor as a gate insulating layer. - A process of fabricating the organic transistor having a dual-gate structure will be briefly described. Ti is deposited to a 50 nm thickness on the
organic substrate 10, Corning 1737, using an e-beam deposition method to form thebottom gate electrode 11. Plasma Enhanced Atomic Layer Deposition (PEALD) Al2O3 is coated to a 150 nm thickness using an O2 gas containing a trimethyl aluminum (TMA) precursor and an N2 gas to form the firstdielectric layer 12. By using the PEALD Al2O3, a breakdown field of 9MV/cm and a dielectric capacitance Cox of 41 nF/cm2 can be obtained. A Ti layer and an Au layer are then deposited to a 3 nm thickness and an 80 nm thickness on the firstdielectric layer 12 to form the source/drain electrodes organic semiconductor layer 15. A parylene layer is then formed as the seconddielectric layer 16 to a 300 nm thickness on the substrate having the bottom gate organic transistor structure. By using the parylene layer, a dielectric capacitance Cpar of 7.15 nF/cm2 can be obtained. Finally, a Ti layer is deposited to a 50 nm thickness, forming thetop gate electrode 17. Patterning for integration may be accomplished by depositing each of the layers using a shadow mask or photolithography. - Operation of the inverter will be briefly described. If the inverter is a D-inverter, a threshold voltage of the driver transistor shifts from a positive zone to a negative zone when an input voltage is applied to the
bottom gate electrode 11 and a positive voltage is applied to thetop gate electrode 17. If the inverter is an E-inverter, a positive bias voltage is applied to top gate electrodes of the load transistor and the driver transistor because each of the load transistor and the driver transistor needs to operate as an enhancement transistor. In this manner, it is possible to easily implement an inverter by using organic transistors having the same W/L ratio. -
FIGS. 3 a and 3 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to another exemplary embodiment of the present invention. - Referring to
FIGS. 3 a and 3 b, an inverter according to this exemplary embodiment includes a load transistor having a dual-gate organic transistor structure, and a driver transistor connected to the load transistor. - In this exemplary embodiment, the inverter is substantially the same as the inverter of the previously-described exemplary embodiment except that the load transistor, rather than the driver transistor, has a dual-gate organic transistor structure.
- In the inverter of this exemplary embodiment, a negative bias voltage is applied to a top gate of the load transistor to simultaneously switch the bottom and top transistors on. This shifts a threshold voltage of the load transistor to a positive zone and the load transistor becomes a depletion type transistor, thereby improving characteristics of the inverter. In this manner, it is possible to easily implement the D-inverter by using organic transistors having the same W/L ratio.
-
FIGS. 4 a and 4 b are cross-sectional views illustrating a structure of an inverter having a p-type organic thin-film transistor according to another exemplary embodiment of the present invention. - Referring to
FIGS. 4 a and 4 b, an inverter according to this exemplary embodiment includes a load transistor having a dual-gate organic transistor structure, and a driver transistor connected to the load transistor and having a dual-gate organic transistor structure. - In the inverter of this exemplary embodiment, both the driver transistor and the load transistor have a dual-gate organic transistor structure. In operation of the inverter, a positive voltage is applied to a top gate electrode of the driver transistor and a negative voltage is applied to the top gate electrode of the load transistor. In this manner, it is possible to easily implement a D-inverter by using organic transistors having the same W/L ratio.
-
FIGS. 5 a and 5 b are graphs showing a transfer curve of a dual-gate organic thin-film transistor whose threshold voltage varies with top gate bias voltage according to the present invention. - Referring to
FIG. 5 a, in an inverter according to this exemplary embodiment, when a bottom gate bias voltage VG1 is 0V and a top gate bias voltage VG2 is changed from −10V to 20V in steps of 5V, a threshold voltage Vth regularly changed from 14.5V to −1.5V. When the top gate bias voltage was negative, lump/hill shapes were observed as indicated by a circle inFIG. 5 a. The lump/hill shapes are considered to be caused by the top organic transistor having a high positive threshold voltage turning on. - The shift in the above transfer curve can account for a body effect in the silicon transistor. In a bulk device, a body effect is defined as dependency of threshold voltage on substrate bias voltage. Similarly, in the dual-gate organic transistor structure according to this exemplary embodiment, the body effect can be defined as dependency of the threshold voltage of the bottom gate organic transistor on the top gate bias voltage. The dependency of the threshold voltage on the top gate bias voltage can be expressed by the following Equation 1:
-
- where Cox, Cpen and Cpar are capacitances of the bottom gate dielectric (Al2O3), the organic semiconductor (pentacene), and the top gate dielectric (parylene), respectively.
- While an additional level shifter has been conventionally used to control the location of an inversion voltage Vinversion, the present invention eliminates the need for a level shifter by using a dual-gate driver transistor structure.
- As shown in
FIG. 5 b, a slope of −0.53 is obtained dividing change in the threshold voltage dVth by change in the top gate bias voltage dVG2 measured at the dual-gate organic transistor having parylene of a 300 nm thickness. This value differs from a theoretical Cpar/Cox value, −0.17. This difference between the value induced from the dual-gate organic transistor having a parylene of a 300 nm thickness and the theoretical value is caused by influence from deformation of a transfer curve, e.g., deformation such as the lump/hill shapes ofFIG. 5 a and negative bias voltage stress. However, by applying a parylene of a 1000 nm thickness, a slope of about −0.048 was obtained. This value is substantially consistent with a theoretical Cpar/Cox value, −0.052. -
FIG. 6 illustrates a circuit of a D-inverter fabricated with a dual-gate organic transistor and its voltage transfer characteristic according to an exemplary embodiment of the present invention. - In this exemplary embodiment, a D-inverter composed of two organic transistors having W/L ratio=2000 nm/50 nm was fabricated. In a conventional D-inverter, the W/L ratio of a load transistor is greater than that of a driver transistor to obtain a depletion type load transistor. However, to implement the D-inverter according to the present invention, organic transistors having the same W/L ratio were used and a mode of the transistors having a dual-gate structure was changed.
-
FIG. 6 shows voltage transfer characteristics (VTCs) of a D-inverter composed of organic transistors having a dual-gate structure. The voltage transfer characteristics (VTCs) of the D-inverter show that a threshold voltage Vth of the driver transistor shifted to a positive zone when a top gate bias voltage VG2 of the driver transistor was −10V, and ON current increased, leading to a large positive inversion voltage Vinversion and a large swing range. When VG2=10V, voltage transfer characteristics show that the threshold voltage Vth shifted to a negative zone, decreasing ON current, and the inversion voltage Vinversion shifted to a negative zone, decreasing ON current and swing range. In this manner, a low level output voltage Vout is determined by a supply voltage, power voltage Vdd, and a high level output voltage Vout is dependent on a threshold voltage Vth or ON current of the driver transistor. Further, the position of the inversion voltage Vinversion is dependent on the threshold voltage Vth of the driver transistor. - In the D-inverter, the driver transistor needs to have a negative threshold voltage and the load transistor needs to have a positive threshold voltage to act as a circuit building unit. In the present invention, the driver transistor is formed with a dual-gate structure and a positive bias voltage is applied to the top gate so that a body effect appears in the organic semiconductor. Accordingly, the threshold voltage is shifted to a negative zone due to positive potential at the top gate of the driver transistor, so that the driver transistor acts as an enhancement type transistor. In this manner, the inverter can be easily implemented with a dual-gate organic transistor.
- Further, according to the present invention, a dual-gate organic transistor structure can be applied to an organic inverter, and a threshold voltage and ON current of the transistor can be controlled so that the transistor functions as a level shifter. In addition, passivation performance can be improved by using a top gate dielectric parylene and a top gate electrode on an organic channel active layer of the dual-gate organic transistor. In this manner, the shelf-life of the dual-gate organic transistor can be lengthened and the stability and passivation performance of the inverter can be improved.
- Meanwhile, in the above-described exemplary embodiments, it may be preferable for the inverter to be implemented with an organic transistor having a bottom contact structure, in light of actual organic transistor fabrication, mass production and inverter integration. On the other hand, it may be preferable for the inverter to be implemented with an organic transistor having a top contact structure, in the light of the characteristics, particularly mobility, of the organic transistor.
- As described above, according to the present invention, it is possible to increase the lifespan and improve the reliability of the device. It is also possible to provide an organic inverter in which characteristics of organic electronic elements can be easily adjusted according to circuit design, even after fabricating the organic electronic elements.
- While the invention has been shown and described with reference to certain exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (24)
1. An inverter comprising:
a load transistor; and
a driver transistor connected to the load transistor and having a dual-gate structure and an organic channel.
2. The inverter according to claim 1 , wherein the driver transistor comprises:
a bottom gate electrode facing the organic channel with a first dielectric layer interposed therebetween;
a top gate electrode facing the organic channel with a second dielectric layer interposed therebetween; and
source and drain electrodes connected to the organic channel.
3. The inverter according to claim 2 , wherein the load transistor uses the first dielectric layer or the second dielectric layer as a gate insulating layer.
4. The inverter according to claim 2 , wherein a positive bias voltage is applied to the top gate electrode.
5. The inverter according to claim 4 , wherein the load transistor has a gate and a source connected to each other.
6. The inverter according to claim 4 , wherein the load transistor has a gate and a drain connected to each other.
7. The inverter according to claim 1 , wherein the driver transistor and the load transistor have the same W/L ratio.
8. An inverter comprising:
a load transistor having a dual-gate structure and an organic channel; and
a driver transistor connected to the load transistor.
9. The inverter according to claim 8 , wherein the load transistor comprises:
a bottom gate electrode facing the organic channel with a first dielectric layer interposed therebetween;
a top gate electrode facing the organic channel with a second dielectric layer interposed therebetween; and
source and drain electrodes connected to the organic channel.
10. The inverter according to claim 9 , wherein the driver transistor uses the first dielectric layer or the second dielectric layer as a gate insulating layer.
11. The inverter according to claim 9 , wherein a negative bias voltage is applied to the top gate electrode.
12. The inverter according to claim 9 , wherein a positive bias voltage is applied to the top gate electrode.
13. The inverter according to claim 11 , wherein the load transistor has a gate and a source connected to each other.
14. The inverter according to claim 12 , wherein the load transistor has a gate and a source connected to each other.
15. The inverter according to claim 11 , wherein the load transistor has a gate and a drain connected to each other.
16. The inverter according to claim 12 , wherein the load transistor has a gate and a drain connected to each other.
17. The inverter according to claim 8 , wherein the driver transistor and the load transistor have the same W/L ratio.
18. An inverter comprising:
a load transistor having a dual-gate structure and an organic channel; and
a driver transistor having a dual-gate structure and an organic channel and connected to the load transistor.
19. The inverter according to claim 18 , wherein each of the load transistor and the driver transistor comprises
a bottom gate electrode facing the organic channel with a first dielectric layer interposed therebetween;
a top gate electrode facing the organic channel with a second dielectric layer interposed therebetween; and
source and drain electrodes connected to the organic channel.
20. The inverter according to claim 19 , wherein the load transistor has a gate and a source connected to each other.
21. The inverter according to claim 20 , wherein a positive bias voltage is applied to the top gate electrode of the driver transistor, and a negative bias voltage is applied to the top gate electrode of the load transistor.
22. The inverter according to claim 19 , wherein the load transistor has a gate and a drain connected to each other.
23. The inverter according to claim 22 , wherein a positive bias voltage is applied to top gate electrodes of both the load transistor and the driver transistor.
24. The inverter according to claim 18 , wherein the driver transistor and the load transistor have the same W/L ratio.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060047388A KR100801961B1 (en) | 2006-05-26 | 2006-05-26 | Organic Inverter with Dual-Gate Organic Thin-Film Transistor |
KR2006-47388 | 2006-05-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070272948A1 true US20070272948A1 (en) | 2007-11-29 |
Family
ID=38748729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/693,830 Abandoned US20070272948A1 (en) | 2006-05-26 | 2007-03-30 | Inverter with dual-gate organic thin-film transistor |
Country Status (3)
Country | Link |
---|---|
US (1) | US20070272948A1 (en) |
JP (1) | JP2007318061A (en) |
KR (1) | KR100801961B1 (en) |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070090459A1 (en) * | 2005-10-26 | 2007-04-26 | Motorola, Inc. | Multiple gate printed transistor method and apparatus |
US20080080221A1 (en) * | 2006-09-29 | 2008-04-03 | Koo Jae Bon | Inverter |
US20090014716A1 (en) * | 2007-07-11 | 2009-01-15 | Takumi Yamaga | Organic thin-film transistor and method of manufacturing the same |
US20090309858A1 (en) * | 2008-05-19 | 2009-12-17 | Samsung Electronics Co., Ltd. | Liquid crystal display and driving method of the same |
US20100148168A1 (en) * | 2008-12-12 | 2010-06-17 | Industrial Technology Research Institute | Integrated circuit structure |
US7842952B2 (en) | 2006-12-07 | 2010-11-30 | Electronics And Telecommunications Research Institute | Organic inverter including surface-treated layer and method of manufacturing the same |
GB2485828A (en) * | 2010-11-26 | 2012-05-30 | Plastic Logic Ltd | Organic Transistor Arrays |
CN102509736A (en) * | 2008-10-24 | 2012-06-20 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the same |
EP2768141A1 (en) | 2013-02-15 | 2014-08-20 | Technische Universität Darmstadt | Active loads, especially for use in inverter circuits |
US20140333598A1 (en) * | 2013-05-10 | 2014-11-13 | Pixtronix, Inc. | Display Apparatus Incorporating Varying Threshold Voltage Transistors |
US9000431B2 (en) | 2008-10-24 | 2015-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9054203B2 (en) | 2008-11-13 | 2015-06-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
CN104716091A (en) * | 2013-12-13 | 2015-06-17 | 昆山国显光电有限公司 | Array substrate preparation method, array substrate, and organic light-emitting display device |
US9083334B2 (en) | 2008-10-31 | 2015-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Logic circuit |
US9324874B2 (en) | 2008-10-03 | 2016-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Display device comprising an oxide semiconductor |
EP2446337A4 (en) * | 2009-06-26 | 2016-05-25 | Univ Michigan | Reference voltage generator having a two transistor design |
US9368490B2 (en) * | 2014-10-29 | 2016-06-14 | Eastman Kodak Company | Enhancement-depletion mode inverter with two transistor architectures |
US9368491B2 (en) * | 2014-10-29 | 2016-06-14 | Eastman Kodak Company | Enhancement mode inverter with variable thickness dielectric stack |
US9406398B2 (en) | 2009-09-24 | 2016-08-02 | Semiconductor Energy Laboratory Co., Ltd. | Driver circuit, display device including the driver circuit, and electronic appliance including the display device |
US20160307932A1 (en) * | 2015-04-14 | 2016-10-20 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Manufacture method of dual gate oxide semiconductor tft substrate and structure thereof |
US20170047535A1 (en) * | 2015-04-08 | 2017-02-16 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Dual gate device and manufacturing method thereof |
CN106504995A (en) * | 2016-11-09 | 2017-03-15 | 杭州潮盛科技有限公司 | The method of regulation and control metal oxide thin-film transistor phase inverter threshold voltage |
US9659969B2 (en) | 2008-10-03 | 2017-05-23 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9666678B2 (en) | 2009-10-16 | 2017-05-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN106783887A (en) * | 2017-01-03 | 2017-05-31 | 京东方科技集团股份有限公司 | A kind of array base palte and preparation method thereof, display device |
US9673337B2 (en) | 2009-10-30 | 2017-06-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9853066B2 (en) | 2009-11-06 | 2017-12-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10020309B2 (en) | 2010-02-19 | 2018-07-10 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10181481B2 (en) | 2009-09-24 | 2019-01-15 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US10243006B2 (en) | 2008-11-21 | 2019-03-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10297322B2 (en) | 2010-08-27 | 2019-05-21 | Semiconductor Energy Laboratory Co., Ltd. | Memory device with a driving circuit comprising transistors each having two gate electrodes and an oxide semiconductor layer |
US10340903B2 (en) | 2016-11-24 | 2019-07-02 | Electronics & Telecommunications Research Institute | Semiconductor device and operation method thereof |
US10714503B2 (en) | 2009-07-03 | 2020-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Display device including transistor and manufacturing method thereof |
US10797054B2 (en) | 2009-12-28 | 2020-10-06 | Semiconductor Energy Laboratory Co., Ltd. | Memory device and semiconductor device |
US11177289B2 (en) | 2009-07-18 | 2021-11-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
US11862643B2 (en) | 2009-09-04 | 2024-01-02 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and display device |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100975958B1 (en) * | 2008-01-30 | 2010-08-16 | 주식회사 미뉴타텍 | Organic inverter and fabrication method thereof |
KR101490112B1 (en) | 2008-03-28 | 2015-02-05 | 삼성전자주식회사 | Inverter and logic circuit comprising the same |
KR101623958B1 (en) * | 2008-10-01 | 2016-05-25 | 삼성전자주식회사 | Inverter, method of operating the same and logic circuit comprising inverter |
CN103928476A (en) * | 2008-10-03 | 2014-07-16 | 株式会社半导体能源研究所 | Display Device And Method For Manufacturing The Same |
JP5587592B2 (en) * | 2008-11-07 | 2014-09-10 | 株式会社半導体エネルギー研究所 | Semiconductor device |
EP2184783B1 (en) * | 2008-11-07 | 2012-10-03 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor device and method for manufacturing the same |
US8704216B2 (en) | 2009-02-27 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP5796760B2 (en) * | 2009-07-29 | 2015-10-21 | Nltテクノロジー株式会社 | Transistor circuit |
KR101153824B1 (en) * | 2009-12-30 | 2012-06-18 | 전자부품연구원 | Thin film transistor inverter device using top and bottom gate structure and method for manufacturing thereof |
US8988152B2 (en) * | 2012-02-29 | 2015-03-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
KR101420967B1 (en) * | 2013-01-28 | 2014-07-17 | 경희대학교 산학협력단 | Inverter used for light emitting element driving circuit and method for manufacturing the same |
KR102124063B1 (en) | 2013-10-29 | 2020-06-18 | 삼성디스플레이 주식회사 | Display device and manufacturing method thereof |
KR20150054210A (en) | 2013-11-11 | 2015-05-20 | 삼성디스플레이 주식회사 | Organic light emitting diode display |
KR101582991B1 (en) * | 2014-05-23 | 2016-01-20 | 연세대학교 산학협력단 | Flexible organic thin-film transistor and sensor having the same |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3903431A (en) * | 1973-12-28 | 1975-09-02 | Teletype Corp | Clocked dynamic inverter |
US3946245A (en) * | 1975-02-12 | 1976-03-23 | Teletype Corporation | Fast-acting feedforward kicker circuit for use with two serially connected inverters |
US4384220A (en) * | 1980-02-06 | 1983-05-17 | Tokyo Shibaura Denki Kabushiki Kaisha | MOS Transistor circuit with a power-down function |
US4417162A (en) * | 1979-01-11 | 1983-11-22 | Bell Telephone Laboratories, Incorporated | Tri-state logic buffer circuit |
US4714840A (en) * | 1982-12-30 | 1987-12-22 | Thomson Components - Mostek Corporation | MOS transistor circuits having matched channel width and length dimensions |
US4741840A (en) * | 1981-12-23 | 1988-05-03 | Exxon Research & Engineering Co. | Process for treating a sludge containing hydrocarbons |
US5598103A (en) * | 1993-10-08 | 1997-01-28 | Lew; Hyok S. | Interface distance sensor and its application to pressure sensing |
US5699007A (en) * | 1994-02-14 | 1997-12-16 | Cascade Design Automation Corporation | High-speed solid state buffer circuit and method for producing the same |
US5705413A (en) * | 1995-10-12 | 1998-01-06 | U.S. Philips Corporation | Method of manufacturing an electronic device using thermally stable mask |
US5744823A (en) * | 1995-10-12 | 1998-04-28 | U.S. Philips Corporation | Electronic devices comprising thin-film circuitry |
US6462723B1 (en) * | 1998-06-12 | 2002-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20020145582A1 (en) * | 2000-08-31 | 2002-10-10 | Shunpei Yamazaki | Display device and manufacturing method thereof |
US6683333B2 (en) * | 2000-07-14 | 2004-01-27 | E Ink Corporation | Fabrication of electronic circuit elements using unpatterned semiconductor layers |
US20040169176A1 (en) * | 2003-02-28 | 2004-09-02 | Peterson Paul E. | Methods of forming thin film transistors and related systems |
US6852995B1 (en) * | 1999-11-12 | 2005-02-08 | The University Of Liverpool | Field effect transistor (FET) and FET circuitry |
US7030666B2 (en) * | 2004-02-27 | 2006-04-18 | Motorola, Inc. | Organic semiconductor inverting circuit |
US7122398B1 (en) * | 2004-03-25 | 2006-10-17 | Nanosolar, Inc. | Manufacturing of optoelectronic devices |
US20070102697A1 (en) * | 2005-11-10 | 2007-05-10 | Fang-Chung Chen | Junction structure of organic semiconductor device, organic thin film transistor and fabricating method thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3522771B2 (en) * | 1991-03-22 | 2004-04-26 | 三菱電機株式会社 | Inverter |
JP2003243657A (en) * | 2002-02-12 | 2003-08-29 | Seiko Epson Corp | Semiconductor device, electrooptic device, electronic equipment, method for manufacturing semiconductor device, and method for manufacturing electrooptic device |
JP3783064B2 (en) * | 2003-01-22 | 2006-06-07 | 東芝松下ディスプレイテクノロジー株式会社 | Organic EL display and active matrix substrate |
JP2005166713A (en) * | 2003-11-28 | 2005-06-23 | Sharp Corp | Field effect transistor |
-
2006
- 2006-05-26 KR KR1020060047388A patent/KR100801961B1/en not_active IP Right Cessation
- 2006-09-07 JP JP2006243345A patent/JP2007318061A/en active Pending
-
2007
- 2007-03-30 US US11/693,830 patent/US20070272948A1/en not_active Abandoned
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3903431A (en) * | 1973-12-28 | 1975-09-02 | Teletype Corp | Clocked dynamic inverter |
US3946245A (en) * | 1975-02-12 | 1976-03-23 | Teletype Corporation | Fast-acting feedforward kicker circuit for use with two serially connected inverters |
US4417162A (en) * | 1979-01-11 | 1983-11-22 | Bell Telephone Laboratories, Incorporated | Tri-state logic buffer circuit |
US4384220A (en) * | 1980-02-06 | 1983-05-17 | Tokyo Shibaura Denki Kabushiki Kaisha | MOS Transistor circuit with a power-down function |
US4741840A (en) * | 1981-12-23 | 1988-05-03 | Exxon Research & Engineering Co. | Process for treating a sludge containing hydrocarbons |
US4714840A (en) * | 1982-12-30 | 1987-12-22 | Thomson Components - Mostek Corporation | MOS transistor circuits having matched channel width and length dimensions |
US5598103A (en) * | 1993-10-08 | 1997-01-28 | Lew; Hyok S. | Interface distance sensor and its application to pressure sensing |
US5699007A (en) * | 1994-02-14 | 1997-12-16 | Cascade Design Automation Corporation | High-speed solid state buffer circuit and method for producing the same |
US5705413A (en) * | 1995-10-12 | 1998-01-06 | U.S. Philips Corporation | Method of manufacturing an electronic device using thermally stable mask |
US5744823A (en) * | 1995-10-12 | 1998-04-28 | U.S. Philips Corporation | Electronic devices comprising thin-film circuitry |
US6462723B1 (en) * | 1998-06-12 | 2002-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US6852995B1 (en) * | 1999-11-12 | 2005-02-08 | The University Of Liverpool | Field effect transistor (FET) and FET circuitry |
US6683333B2 (en) * | 2000-07-14 | 2004-01-27 | E Ink Corporation | Fabrication of electronic circuit elements using unpatterned semiconductor layers |
US20020145582A1 (en) * | 2000-08-31 | 2002-10-10 | Shunpei Yamazaki | Display device and manufacturing method thereof |
US20040169176A1 (en) * | 2003-02-28 | 2004-09-02 | Peterson Paul E. | Methods of forming thin film transistors and related systems |
US7030666B2 (en) * | 2004-02-27 | 2006-04-18 | Motorola, Inc. | Organic semiconductor inverting circuit |
US7122398B1 (en) * | 2004-03-25 | 2006-10-17 | Nanosolar, Inc. | Manufacturing of optoelectronic devices |
US20070102697A1 (en) * | 2005-11-10 | 2007-05-10 | Fang-Chung Chen | Junction structure of organic semiconductor device, organic thin film transistor and fabricating method thereof |
Cited By (78)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070090459A1 (en) * | 2005-10-26 | 2007-04-26 | Motorola, Inc. | Multiple gate printed transistor method and apparatus |
US7687807B2 (en) * | 2006-09-29 | 2010-03-30 | Electronics And Telecommunications Research Institute | Inverter |
US20080080221A1 (en) * | 2006-09-29 | 2008-04-03 | Koo Jae Bon | Inverter |
US7842952B2 (en) | 2006-12-07 | 2010-11-30 | Electronics And Telecommunications Research Institute | Organic inverter including surface-treated layer and method of manufacturing the same |
US20110033971A1 (en) * | 2006-12-07 | 2011-02-10 | Electronics And Telecommunications Research Institute | Organic inverter including surface-treated layer and method of manufacturing the same |
US8039295B2 (en) | 2006-12-07 | 2011-10-18 | Electronics And Telecommunications Research Institute | Organic inverter including surface-treated layer and method of manufacturing the same |
US20090014716A1 (en) * | 2007-07-11 | 2009-01-15 | Takumi Yamaga | Organic thin-film transistor and method of manufacturing the same |
US20090309858A1 (en) * | 2008-05-19 | 2009-12-17 | Samsung Electronics Co., Ltd. | Liquid crystal display and driving method of the same |
US9659969B2 (en) | 2008-10-03 | 2017-05-23 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US10685985B2 (en) | 2008-10-03 | 2020-06-16 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9324874B2 (en) | 2008-10-03 | 2016-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Display device comprising an oxide semiconductor |
US11574932B2 (en) | 2008-10-03 | 2023-02-07 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US10573665B2 (en) | 2008-10-03 | 2020-02-25 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9978776B2 (en) | 2008-10-03 | 2018-05-22 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US10910408B2 (en) | 2008-10-03 | 2021-02-02 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9029851B2 (en) | 2008-10-24 | 2015-05-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising an oxide semiconductor layer |
JP2016028435A (en) * | 2008-10-24 | 2016-02-25 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US9000431B2 (en) | 2008-10-24 | 2015-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9601603B2 (en) | 2008-10-24 | 2017-03-21 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US10153380B2 (en) | 2008-10-24 | 2018-12-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US11563124B2 (en) | 2008-10-24 | 2023-01-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including flip-flop circuit which includes transistors |
US9219158B2 (en) | 2008-10-24 | 2015-12-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10763372B2 (en) * | 2008-10-24 | 2020-09-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device with dual and single gate structure transistors |
US9318512B2 (en) | 2008-10-24 | 2016-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
CN102509736A (en) * | 2008-10-24 | 2012-06-20 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the same |
US10170632B2 (en) | 2008-10-24 | 2019-01-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including oxide semiconductor layer |
US20190074379A1 (en) * | 2008-10-24 | 2019-03-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US9083334B2 (en) | 2008-10-31 | 2015-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Logic circuit |
US9054203B2 (en) | 2008-11-13 | 2015-06-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US11776967B2 (en) | 2008-11-21 | 2023-10-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11374028B2 (en) | 2008-11-21 | 2022-06-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10243006B2 (en) | 2008-11-21 | 2019-03-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10622381B2 (en) | 2008-11-21 | 2020-04-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20100148168A1 (en) * | 2008-12-12 | 2010-06-17 | Industrial Technology Research Institute | Integrated circuit structure |
EP2446337A4 (en) * | 2009-06-26 | 2016-05-25 | Univ Michigan | Reference voltage generator having a two transistor design |
US11637130B2 (en) | 2009-07-03 | 2023-04-25 | Semiconductor Energy Laboratory Co., Ltd. | Display device including transistor and manufacturing method thereof |
US11257847B2 (en) | 2009-07-03 | 2022-02-22 | Semiconductor Energy Laboratory Co., Ltd. | Display device including transistor and manufacturing method thereof |
US10714503B2 (en) | 2009-07-03 | 2020-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Display device including transistor and manufacturing method thereof |
US11715741B2 (en) | 2009-07-18 | 2023-08-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
US11177289B2 (en) | 2009-07-18 | 2021-11-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
US11862643B2 (en) | 2009-09-04 | 2024-01-02 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and display device |
US9991890B2 (en) | 2009-09-24 | 2018-06-05 | Semiconductor Energy Laboratory Co., Ltd. | Driver circuit, display device including the driver circuit, and electronic appliance including the display device |
TWI576807B (en) * | 2009-09-24 | 2017-04-01 | 半導體能源研究所股份有限公司 | Semiconductor device |
US10181481B2 (en) | 2009-09-24 | 2019-01-15 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9406398B2 (en) | 2009-09-24 | 2016-08-02 | Semiconductor Energy Laboratory Co., Ltd. | Driver circuit, display device including the driver circuit, and electronic appliance including the display device |
US9666678B2 (en) | 2009-10-16 | 2017-05-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10074747B2 (en) | 2009-10-16 | 2018-09-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11837461B2 (en) | 2009-10-16 | 2023-12-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10777682B2 (en) | 2009-10-16 | 2020-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9673337B2 (en) | 2009-10-30 | 2017-06-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10103275B2 (en) | 2009-10-30 | 2018-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9853066B2 (en) | 2009-11-06 | 2017-12-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11961842B2 (en) | 2009-11-06 | 2024-04-16 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device |
US11710745B2 (en) | 2009-11-06 | 2023-07-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11315954B2 (en) | 2009-11-06 | 2022-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10079251B2 (en) | 2009-11-06 | 2018-09-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10797054B2 (en) | 2009-12-28 | 2020-10-06 | Semiconductor Energy Laboratory Co., Ltd. | Memory device and semiconductor device |
US11424246B2 (en) | 2009-12-28 | 2022-08-23 | Semiconductor Energy Laboratory Co., Ltd. | Memory device and semiconductor device |
US10020309B2 (en) | 2010-02-19 | 2018-07-10 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10424582B2 (en) | 2010-02-19 | 2019-09-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP7370406B2 (en) | 2010-08-27 | 2023-10-27 | 株式会社半導体エネルギー研究所 | semiconductor equipment |
US10297322B2 (en) | 2010-08-27 | 2019-05-21 | Semiconductor Energy Laboratory Co., Ltd. | Memory device with a driving circuit comprising transistors each having two gate electrodes and an oxide semiconductor layer |
JP2022088460A (en) * | 2010-08-27 | 2022-06-14 | 株式会社半導体エネルギー研究所 | Semiconductor device |
GB2485828A (en) * | 2010-11-26 | 2012-05-30 | Plastic Logic Ltd | Organic Transistor Arrays |
US9130179B2 (en) | 2010-11-26 | 2015-09-08 | Plastic Logic Limited | Electronic devices |
GB2485828B (en) * | 2010-11-26 | 2015-05-13 | Plastic Logic Ltd | Electronic devices |
EP2768141A1 (en) | 2013-02-15 | 2014-08-20 | Technische Universität Darmstadt | Active loads, especially for use in inverter circuits |
US20140333598A1 (en) * | 2013-05-10 | 2014-11-13 | Pixtronix, Inc. | Display Apparatus Incorporating Varying Threshold Voltage Transistors |
CN105164744A (en) * | 2013-05-10 | 2015-12-16 | 皮克斯特隆尼斯有限公司 | Display apparatus incorporating varying threshold voltage transistors |
CN104716091A (en) * | 2013-12-13 | 2015-06-17 | 昆山国显光电有限公司 | Array substrate preparation method, array substrate, and organic light-emitting display device |
US9368490B2 (en) * | 2014-10-29 | 2016-06-14 | Eastman Kodak Company | Enhancement-depletion mode inverter with two transistor architectures |
US9368491B2 (en) * | 2014-10-29 | 2016-06-14 | Eastman Kodak Company | Enhancement mode inverter with variable thickness dielectric stack |
US20170047535A1 (en) * | 2015-04-08 | 2017-02-16 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Dual gate device and manufacturing method thereof |
US20160307932A1 (en) * | 2015-04-14 | 2016-10-20 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Manufacture method of dual gate oxide semiconductor tft substrate and structure thereof |
US9634032B2 (en) * | 2015-04-14 | 2017-04-25 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Manufacture method of dual gate oxide semiconductor TFT substrate and structure thereof |
CN106504995A (en) * | 2016-11-09 | 2017-03-15 | 杭州潮盛科技有限公司 | The method of regulation and control metal oxide thin-film transistor phase inverter threshold voltage |
US10340903B2 (en) | 2016-11-24 | 2019-07-02 | Electronics & Telecommunications Research Institute | Semiconductor device and operation method thereof |
CN106783887A (en) * | 2017-01-03 | 2017-05-31 | 京东方科技集团股份有限公司 | A kind of array base palte and preparation method thereof, display device |
Also Published As
Publication number | Publication date |
---|---|
JP2007318061A (en) | 2007-12-06 |
KR20070113737A (en) | 2007-11-29 |
KR100801961B1 (en) | 2008-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070272948A1 (en) | Inverter with dual-gate organic thin-film transistor | |
KR101623958B1 (en) | Inverter, method of operating the same and logic circuit comprising inverter | |
KR101522400B1 (en) | Inverter and logic device comprising the same | |
US8053836B2 (en) | Oxide semiconductor thin-film transistor | |
US10475818B2 (en) | Transistor with receded conductor, semiconductor device, and electronic device | |
EP2323167B1 (en) | Transistors, electronic devices including a transistor and methods of manufacturing the same | |
US8383472B2 (en) | Inverter, method of manufacturing the same, and logic circuit including the inverter | |
CN103681688B (en) | Comprise the substrate of oxide thin film transistor, its manufacture method and drive circuit | |
US20100059744A1 (en) | Transistor, inverter including the same and methods of manufacturing transistor and inverter | |
Rahaman et al. | A high performance operational amplifier using coplanar dual gate a-IGZO TFTs | |
US8593180B2 (en) | Circuit including a negative differential resistance (NDR) device having a graphene channel, and method of operating the circuit | |
US9070775B2 (en) | Thin film transistor | |
JP2011518434A (en) | Thin film transistor and active matrix display | |
Koo et al. | Novel organic inverters with dual-gate pentacene thin-film transistor | |
KR101602911B1 (en) | Semiconductor device and method for fabricating the semiconductor device | |
US8581233B2 (en) | Variable capacitor single-electron transistor including a P-N junction gate electrode | |
US7247918B2 (en) | MOS capacitor type semiconductor device and crystal oscillation device using the same | |
CN108631768A (en) | Circuit tuning scheme for FDSOI | |
US20100001273A1 (en) | Semiconductor device, production method thereof, and electronic device | |
US10424672B2 (en) | Oxide semiconductor transistor | |
JP5701015B2 (en) | Driving method of semiconductor device | |
US8125028B2 (en) | Semiconductor devices for high power application | |
US20120146102A1 (en) | Transistor and semiconductor device | |
Nam et al. | NOT and NOR logic circuits using passivation dielectric involved dual gate in a-InGaZnO TFTs | |
Tao et al. | P‐1.7: Self‐aligned Top‐gate a‐ZrInZnO Thin‐Film Transistors Fabricated by Cosputtering Technique |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOO, JAE BON;KIM, SEONG HYUN;SUH, KYUNG SOO;AND OTHERS;REEL/FRAME:019092/0892 Effective date: 20070307 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |