US20070090396A1 - Semiconductor substrate of GaAs and semiconductor device - Google Patents
Semiconductor substrate of GaAs and semiconductor device Download PDFInfo
- Publication number
- US20070090396A1 US20070090396A1 US11/541,089 US54108906A US2007090396A1 US 20070090396 A1 US20070090396 A1 US 20070090396A1 US 54108906 A US54108906 A US 54108906A US 2007090396 A1 US2007090396 A1 US 2007090396A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- semiconductor layer
- layer sequence
- substrate
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02387—Group 13/15 materials
- H01L21/02395—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02461—Phosphides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02463—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
- H01L21/02507—Alternating layers, e.g. superlattice
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02543—Phosphides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/025—Physical imperfections, e.g. particular concentration or distribution of impurities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of group III and group V of the periodic system
Definitions
- the invention relates to a semiconductor substrate of GaAs with a semiconductor layer sequence applied on top and to a semiconductor device with such a semiconductor substrate.
- substrates available with a cubic lattice structure and a lattice constant that lies between the lattice constants of GaAs and GaP.
- Such substrates could be used for the epitaxial growth of III-V semiconductor layers or II-VI semiconductor layers, in particular ternary or quaternary compounds, which have a lattice constant between those of GaAs and GaP and have not previously allowed themselves to be produced with adequate quality, or only by comparatively great expenditure on production.
- One approach to solving this problem is to grow a comparatively thick buffer layer, for example of GaAsP, on a GaAs substrate, in order in this way to produce a quasi-substrate with a lower lattice constant than GaAs.
- comparatively great layer thicknesses of typically more than 10 ⁇ m are required in order to reduce the crystal defects, in particular dislocations, that are caused by the lattice mismatch between the substrate and the buffer layer in the direction of growth of the buffer layer in such a way that epitaxial growth of further semiconductor layers on the surface of the buffer layer is possible with adequate quality.
- One object of the present invention is to provide an improved quasi-substrate with a lattice constant which is lower than the lattice constant of GaAs, and a semiconductor device with such a quasi-substrate.
- the quasi-substrate is to be distinguished by comparatively high crystal quality, which permits the epitaxial growth of further semiconductor layers with a lower lattice constant than GaAs of high quality, and comparatively low expenditure on production.
- the semiconductor layer sequence contains a plurality of semiconductor layers of Al 1 ⁇ y Ga y As 1 ⁇ x P x with 0 ⁇ x ⁇ 1 and 0 ⁇ y ⁇ 1, a number of the semiconductor layers respectively having a phosphorus component x which is greater than in a neighboring semiconductor layer lying thereunder in the direction of growth of the semiconductor layer sequence.
- such a semiconductor layer sequence comprising a number of Al 1 ⁇ y Ga y As 1 ⁇ x P x layers applied to a semiconductor substrate of GaAs has comparatively high crystal quality.
- the fact that the phosphorus component x increases in the direction of growth of the semiconductor layer sequence at a number of interfaces between adjacent semiconductor layers means that it is more difficult for crystal defects, in particular dislocations, to spread over a number of semiconductor layers, and in this way the crystal quality is improved.
- the spreading of dislocations is reduced by the abrupt changing of the phosphorus component and the associated abrupt changing of the lattice constant within the semiconductor layer sequence in comparison with buffer layers with a gradual or constant composition.
- the uppermost layer of the semiconductor layer sequence advantageously has a lower lattice constant than the GaAs substrate.
- the GaAs substrate with the semiconductor layer sequence applied on top may be used in particular as a quasi-substrate for the epitaxial growth of further semiconductor layers which have a lower lattice constant than GaAs.
- functional semiconductor layers suitable for radiation-detecting or radiation-emitting optoelectronic devices can be epitaxially grown on the quasi-substrate from III-V semiconductor materials or II-VI semiconductor materials with lower lattice constants than GaAs.
- the phosphorus component x increases stage by stage in a number of successive semiconductor layers in the direction of growth of the semiconductor layer sequence.
- the semiconductor layer sequence therefore advantageously contains a number of adjacent semiconductor layers respectively with a fixed phosphorus component x, the phosphorus component x increasing step by step in the direction of growth from one semiconductor layer to the next-following respectively adjacent semiconductor layer.
- the phosphorus component x increases from one semiconductor layer to the respectively next-following semiconductor layer by the same amount.
- the number of successive semiconductor layers in which the phosphorus component x increases stage by stage is advantageously 4 or more.
- the number of semiconductor layers on which the phosphorus component x increases stage by stage is advantageously no more than 10.
- the semiconductor layer sequence may include a superlattice structure comprising alternating first and second semiconductor layers of Al 1 ⁇ y Ga y As 1 ⁇ x P x , the first semiconductor layers containing a phosphorus component x 1 ⁇ 0 and the second semiconductor layers containing a phosphorus component x 2 ⁇ 0 with x 1 ⁇ x 2 .
- a superlattice structure as alternating layers with different phosphor components, the spreading of dislocations in the semiconductor layer sequence can be reduced particularly effectively.
- the semiconductor layer sequence contains a number of semiconductor layers in which the phosphorus component x increases stage by stage, the semiconductor layers with a phosphorus component increasing stage by stage being followed by a superlattice structure comprising alternating first semiconductor layers with a phosphorus component x 1 and second semiconductor layers with a phosphorus component x 2 .
- the lattice constant in the uppermost semiconductor layer of the semiconductor layer sequence is lower by more than 0.5% than the lattice constant of GaAs.
- x ⁇ 0.2 for the phosphorus component x in the uppermost semiconductor layer of the semiconductor layer sequence in order to achieve a lattice constant in the uppermost semiconductor layer that is lower by at least 0.7% in comparison with GaAs.
- 1 ⁇ y 0 for the aluminum component 1 ⁇ y in the semiconductor layer sequence.
- the semiconductor layer sequence is therefore based on GaAs 1 ⁇ x P x .
- the semiconductor layer sequence according to the invention has in particular the advantage that a quasi-substrate with high crystal quality and low dislocation density can be produced with a comparatively small overall thickness of the semiconductor layer sequence.
- the overall thickness of the semiconductor layer sequence is 10 ⁇ m or less.
- the semiconductor layers of the semiconductor layer sequence preferably have a thickness of between 100 nm and 1000 nm, inclusive.
- a semiconductor device contains a semiconductor substrate with a semiconductor layer sequence applied on top according to one of the previously described advantageous refinements.
- the semiconductor device may be an optoelectronic device, for example a luminescence diode or a semiconductor laser.
- the optoelectronic device contains in particular a radiation-detecting or radiation-emitting active layer.
- the radiation-detecting or radiation-emitting active layer may be included in a further semiconductor layer sequence, which is epitaxially grown on the semiconductor layer sequence applied to the substrate.
- the GaAs substrate with the semiconductor layer sequence applied on top therefore acts as a quasi-substrate for the further semiconductor layer sequence which contains the functional semiconductor layers of the optoelectronic device, in particular a radiation-emitting or radiation-detecting layer.
- the radiation-detecting or radiation-emitting layer may contain in particular In x Al y Ga 1 ⁇ x ⁇ y P with 0 ⁇ x ⁇ 0.5, 0 ⁇ y ⁇ 1 and x+y ⁇ 1.
- the radiation-detecting or radiation-emitting layer contains one of the semiconductor materials ZnSe, ZnSSe, ZnMgSSe, MgS, GaAsN or InGaAsN.
- the semiconductor layers of the semiconductor layer sequence are preferably metamorphic semiconductor layers. This means in particular that the semiconductor layers grow at least virtually stress-free on the GaAs substrate or the semiconductor layer respectively lying thereunder.
- the semiconductor layers are preferably grown at a temperature of 700° C. or less, for example in the range between 450° C. and 700° C.
- Layer stresses caused by the different lattice constants of the semiconductor layers and/or the GaAs substrate are largely avoided by the metamorphic growth of the semiconductor layers. Warpage of the semiconductor substrate that otherwise occurs as result of layer stresses is reduced as a result.
- At least one of the semiconductor layers, in particular the uppermost semiconductor layer, is preferably relaxed.
- the relaxation of the uppermost semiconductor layer can be encouraged by at least one of the semiconductor layers lying thereunder having a lower lattice constant.
- the uppermost semiconductor layer of the semiconductor layer sequence has a lower lattice constant than the two semiconductor layers directly preceding it.
- FIG. 1A shows a schematic representation of a cross section through a semiconductor substrate with a semiconductor layer sequence applied on top according to a first exemplary embodiment of the invention
- FIG. 1B shows a graphic representation of the phosphorus component x and the relative change ⁇ of the lattice constant in dependence on a space coordinate z in the case of a first exemplary embodiment
- FIG. 2A shows a schematic representation of a cross section through a semiconductor substrate with a semiconductor layer sequence applied on top according to a second exemplary embodiment of the invention
- FIG. 2B shows a graphic representation of the phosphorus component x and the relative change ⁇ of the lattice constant in dependence on a space coordinate z in the case of a second exemplary embodiment
- FIG. 3A shows a schematic representation of a cross section through a semiconductor substrate with a semiconductor layer sequence applied on top according to a third exemplary embodiment of the invention
- FIG. 3B shows a graphic representation of the phosphorus component x and the relative change ⁇ of the lattice constant in dependence on a space coordinate z in the case of a third exemplary embodiment
- FIG. 4 shows a schematic representation of a cross section through an exemplary embodiment of a semiconductor device according to the invention.
- FIG. 5 shows a graphic representation of the relative change ⁇ of the lattice constant in dependence on a space coordinate z in the case of a further exemplary embodiment of the invention.
- the semiconductor layer sequence 2 Applied on top of the semiconductor substrate 1 of GaAs that is schematically represented in cross section in FIG. 1 is a semiconductor layer sequence 2 , which comprises a number of GaAsP layers. Starting from the GaAs substrate, the semiconductor layer sequence 2 contains a GaAs 0.95 P 0.05 layer 3 , a GaAs 0.90 P 0.10 layer 4 , a GaAs 0.85 P 0.15 layer 5 , a GaAs 0.80 P 0.20 layer 6 and a GaAs 0.75 P 0.25 layer 7 .
- the semiconductor substrate 1 of GaAs with the layer sequence 2 applied on top represents a quasi-substrate 8 , on the surface 9 of which further semi-conductor layers or semiconductor layer sequences in particular can be grown.
- semiconductor layers which have a lower lattice constant than GaAs can be epitaxially grown on the surface 9 of the quasi-substrate 8 . This is advantageously possible, since the uppermost semiconductor layer 7 has a lower lattice constant than the GaAs substrate 1 because of its phosphorus component.
- d 0 is the lattice constant of the GaAS substrate 1
- d is the lattice constant of the respective GaAs 1 ⁇ x P x layer.
- staged increase in the phosphorus component x (solid line) in the semiconductor layer sequence leads to a staged reduction of the lattice constant d.
- the semiconductor substrate 1 that is schematically represented in cross section in FIG. 2A
- a superlattice structure 10 which contains three pairs of layers respectively comprising a first semiconductor layer 11 of GaAs 0.85 P 0.15 and a second semiconductor layer 12 of GaAs 0.65 P 0.35 .
- the superlattice structure 10 that is additionally included in the semiconductor layer sequence 13 in comparison with the first exemplary embodiment has the effect of achieving a still better reduction in the spread of dislocations, and consequently a further improvement of the crystal quality of the surface 9 of the semiconductor layer sequence 13 , and consequently a further improved quasi-substrate 8 .
- the variation of the phosphorus component x and the relative change of the lattice constants e in dependence on a space coordinate z originating from the substrate in the case of the second exemplary embodiment of the invention is represented in FIG. 2B .
- FIG. 3A A further exemplary embodiment of a semiconductor substrate with a semiconductor layer sequence according to the invention applied on top is schematically represented in cross section in FIG. 3A .
- a semiconductor layer sequence 14 which contains a total of 11 semiconductor layers is applied to a GaAs substrate 1 .
- the semiconductor layer sequence 14 contains a GaAs 0.90 P 0.10 layer 15 , a GaAs layer 16 , a GaAs 0.85 P 0.15 layer 17 , a GaAs 0.95 P 00.5 layer 18 , a GaAs 0.80 P 0.20 layer 19 , a GaAs 0.90 P 0.10 layer 20 , a GaAs 0.75 P 0.25 layer 21 , a GaAs 0.85 P 0.15 layer 22 , a GaAs 0.70 P 0.30 layer 23 , a GaAs 0.80 P 0.20 layer 24 and a GaAs 0.75 P 0.25 layer 25 .
- the variation of the phosphorus component in the semiconductor layer sequence 14 therefore corresponds to a superlattice structure comprising alternating first semiconductor layers and second semiconductor layers in which the phosphorus component of the first semiconductor layer and of the second semiconductor layer in the case of each pair of layers is respectively increased in comparison with the pair of layers lying thereunder.
- the composition of the semiconductor layer changes in a staged manner at a plurality of interfaces, like in the layer sequence of the first embodiment, thereby reducing the number of crystal defects.
- the changes of composition are advantageously more abrupt than in the first embodiment, like in the superlattice layer of the second embodiment.
- the advantageous properties of the staged increase of the phosphorus component in the case of the first exemplary embodiment and of the superlattice structure in the case of the second exemplary embodiment, in particular with regard to the reduction in the spread of dislocations, are combined with each other in a single semiconductor layer sequence 14 .
- FIG. 4 an exemplary embodiment of a semiconductor device according to the invention is schematically represented in cross section.
- the semiconductor device 27 is a luminescence diode, which contains a GaAs substrate 1 with a semiconductor layer sequence 2 applied on top.
- the GaAs substrate 1 with the semiconductor layer sequence 2 applied on top represents a quasi-substrate 8 , on the surface 9 of which a further semiconductor layer sequence 28 is epitaxially grown.
- the semiconductor layer sequence 28 is based on a semiconductor material which has a lower lattice constant than GaAs.
- a radiation-emitting active layer 29 which for example contains In x Ga y Al 1 ⁇ x ⁇ 1 P with 0 ⁇ x ⁇ 0.5, 0 ⁇ y ⁇ 1 and x+y ⁇ 1.
- the radiation-emitting active layer 29 contains for example one of the semiconductor materials ZnSSe, ZnMgSSe, GaAsN or InGaAsN.
- a first electrical contact layer 30 may be provided on the rear side of the substrate 1 , facing away from the semiconductor layer sequence 2
- a second electrical contact layer 31 may be provided on the surface of the semiconductor layer sequence 28 facing away from the substrate 1 .
- FIG. 5 the variation of the relative change of the lattice constant ⁇ in dependence on a space coordinate z originating from a semiconductor substrate is represented.
- a semiconductor layer sequence 35 with a total of 11 semiconductor layers is applied to the semiconductor substrate to produce a quasi-substrate.
- the layer 31 adjacent the substrate has with respect to the substrate a lattice mismatch of ⁇ 0.4%.
- the two layers 33 , 34 preceding the uppermost semiconductor layer therefore respectively have a lower lattice constant than the uppermost semiconductor layer 32 , provided as a quasi-substrate.
- Such overcompensation of the lattice constant in the layers 33 , 34 preceding the uppermost semiconductor layer 32 encourages the complete relaxation of the uppermost semiconductor layer 32 before further layers, for example an LED layer sequence, are applied to the uppermost semiconductor layer 32 acting as a quasi-substrate.
- the invention is not restricted by the description on the basis of the exemplary embodiments. Rather, the invention comprises any novel feature and any combination of features, which includes in particular any combination of features in the patent claims, even if this feature or this combination itself is not explicitly specified in the patent claims or exemplary embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Led Devices (AREA)
- Recrystallisation Techniques (AREA)
- Light Receiving Elements (AREA)
- Semiconductor Lasers (AREA)
Abstract
A semiconductor substrate (1) of GaAs with a semiconductor layer sequence (2) applied on top. The semiconductor layer sequence (2) contains a plurality of semiconductor layers (3, 4, 5, 6, 7) of Al1−yGayAs1−xPx with 0≦x≦1 and 0≦y≦1, the phosphorus component x in a number of the semiconductor layers respectively being greater than in a neighboring semiconductor layer lying thereunder in the direction of growth. Such a semiconductor substrate may be advantageously used as a quasi-substrate substrate (8) for growing further semiconductor layers (28) which have a smaller lattice constant than GaAs.
Description
- This patent application claims the priority of German patent applications no. 10 2005 046 943.4 filed Sep. 30, 2005 and 10 2005 056 950.1 filed Nov. 29, 2005, the disclosure content of which is hereby incorporated by reference.
- The invention relates to a semiconductor substrate of GaAs with a semiconductor layer sequence applied on top and to a semiconductor device with such a semiconductor substrate.
- For the production of electronic or optoelectronic semiconductor devices, it would be desirable to have substrates available with a cubic lattice structure and a lattice constant that lies between the lattice constants of GaAs and GaP. Such substrates could be used for the epitaxial growth of III-V semiconductor layers or II-VI semiconductor layers, in particular ternary or quaternary compounds, which have a lattice constant between those of GaAs and GaP and have not previously allowed themselves to be produced with adequate quality, or only by comparatively great expenditure on production.
- However, elementary or binary semiconductor materials with a lattice constant that lies between those of GaAs and GaP are not known. Furthermore, ternary semiconductor compounds such as GaAsP or InAIGaP cannot be produced by the known crystal growing methods, or only with poor crystal quality directly as substrate materials.
- One approach to solving this problem is to grow a comparatively thick buffer layer, for example of GaAsP, on a GaAs substrate, in order in this way to produce a quasi-substrate with a lower lattice constant than GaAs. In this case, however, comparatively great layer thicknesses of typically more than 10 μm are required in order to reduce the crystal defects, in particular dislocations, that are caused by the lattice mismatch between the substrate and the buffer layer in the direction of growth of the buffer layer in such a way that epitaxial growth of further semiconductor layers on the surface of the buffer layer is possible with adequate quality.
- Furthermore, it has been found to be disadvantageous that a semiconductor wafer provided with such a buffer layer has comparatively great warpage, which is caused by incomplete relaxation of the buffer layer and the resultant layer stress.
- One object of the present invention is to provide an improved quasi-substrate with a lattice constant which is lower than the lattice constant of GaAs, and a semiconductor device with such a quasi-substrate. In particular, the quasi-substrate is to be distinguished by comparatively high crystal quality, which permits the epitaxial growth of further semiconductor layers with a lower lattice constant than GaAs of high quality, and comparatively low expenditure on production.
- This and other objects are attained in accordance with one aspect of the present invention directed to a semiconductor substrate of GaAs with a semiconductor layer sequence applied on top, wherein the semiconductor layer sequence contains a plurality of semiconductor layers of Al1−yGayAs1−xPx with 0≦x≦1 and 0≦y≦1, a number of the semiconductor layers respectively having a phosphorus component x which is greater than in a neighboring semiconductor layer lying thereunder in the direction of growth of the semiconductor layer sequence.
- It has been found that such a semiconductor layer sequence comprising a number of Al1−yGayAs1−xPx layers applied to a semiconductor substrate of GaAs has comparatively high crystal quality. The fact that the phosphorus component x increases in the direction of growth of the semiconductor layer sequence at a number of interfaces between adjacent semiconductor layers means that it is more difficult for crystal defects, in particular dislocations, to spread over a number of semiconductor layers, and in this way the crystal quality is improved. In particular, it has been found that the spreading of dislocations is reduced by the abrupt changing of the phosphorus component and the associated abrupt changing of the lattice constant within the semiconductor layer sequence in comparison with buffer layers with a gradual or constant composition.
- The uppermost layer of the semiconductor layer sequence advantageously has a lower lattice constant than the GaAs substrate. The GaAs substrate with the semiconductor layer sequence applied on top may be used in particular as a quasi-substrate for the epitaxial growth of further semiconductor layers which have a lower lattice constant than GaAs.
- In particular, functional semiconductor layers suitable for radiation-detecting or radiation-emitting optoelectronic devices can be epitaxially grown on the quasi-substrate from III-V semiconductor materials or II-VI semiconductor materials with lower lattice constants than GaAs.
- In a preferred embodiment of the invention, the phosphorus component x increases stage by stage in a number of successive semiconductor layers in the direction of growth of the semiconductor layer sequence. The semiconductor layer sequence therefore advantageously contains a number of adjacent semiconductor layers respectively with a fixed phosphorus component x, the phosphorus component x increasing step by step in the direction of growth from one semiconductor layer to the next-following respectively adjacent semiconductor layer. With particular preference, the phosphorus component x increases from one semiconductor layer to the respectively next-following semiconductor layer by the same amount. The number of successive semiconductor layers in which the phosphorus component x increases stage by stage is advantageously 4 or more. Furthermore, the number of semiconductor layers on which the phosphorus component x increases stage by stage is advantageously no more than 10.
- Furthermore, the semiconductor layer sequence may include a superlattice structure comprising alternating first and second semiconductor layers of Al1−yGayAs1−xPx, the first semiconductor layers containing a phosphorus component x1≧0 and the second semiconductor layers containing a phosphorus component x2≧0 with x1≠x2. With such a superlattice structure as alternating layers with different phosphor components, the spreading of dislocations in the semiconductor layer sequence can be reduced particularly effectively.
- It is particularly advantageous if the semiconductor layer sequence contains a number of semiconductor layers in which the phosphorus component x increases stage by stage, the semiconductor layers with a phosphorus component increasing stage by stage being followed by a superlattice structure comprising alternating first semiconductor layers with a phosphorus component x1 and second semiconductor layers with a phosphorus component x2.
- For the phosphorus component x in the uppermost semiconductor layer of the semiconductor layer sequence, preferably x≧0.15. In this way it can be achieved in particular that the lattice constant in the uppermost semiconductor layer of the semiconductor layer sequence is lower by more than 0.5% than the lattice constant of GaAs. With particular preference, x≧0.2 for the phosphorus component x in the uppermost semiconductor layer of the semiconductor layer sequence, in order to achieve a lattice constant in the uppermost semiconductor layer that is lower by at least 0.7% in comparison with GaAs.
- In a further preferred embodiment of the invention, 1−y=0 for the
aluminum component 1−y in the semiconductor layer sequence. In this case, the semiconductor layer sequence is therefore based on GaAs1−xPx. - The semiconductor layer sequence according to the invention has in particular the advantage that a quasi-substrate with high crystal quality and low dislocation density can be produced with a comparatively small overall thickness of the semiconductor layer sequence. With particular preference, the overall thickness of the semiconductor layer sequence is 10 μm or less. The semiconductor layers of the semiconductor layer sequence preferably have a thickness of between 100 nm and 1000 nm, inclusive.
- A semiconductor device according to an embodiment of the invention contains a semiconductor substrate with a semiconductor layer sequence applied on top according to one of the previously described advantageous refinements.
- In particular, the semiconductor device may be an optoelectronic device, for example a luminescence diode or a semiconductor laser.
- The optoelectronic device contains in particular a radiation-detecting or radiation-emitting active layer. The radiation-detecting or radiation-emitting active layer may be included in a further semiconductor layer sequence, which is epitaxially grown on the semiconductor layer sequence applied to the substrate. In this case, the GaAs substrate with the semiconductor layer sequence applied on top therefore acts as a quasi-substrate for the further semiconductor layer sequence which contains the functional semiconductor layers of the optoelectronic device, in particular a radiation-emitting or radiation-detecting layer.
- The radiation-detecting or radiation-emitting layer may contain in particular InxAlyGa1−x−yP with 0≦x<0.5, 0≦y≦1 and x+y≦1. Alternatively, it is also possible that the radiation-detecting or radiation-emitting layer contains one of the semiconductor materials ZnSe, ZnSSe, ZnMgSSe, MgS, GaAsN or InGaAsN.
- The semiconductor layers of the semiconductor layer sequence are preferably metamorphic semiconductor layers. This means in particular that the semiconductor layers grow at least virtually stress-free on the GaAs substrate or the semiconductor layer respectively lying thereunder. For this purpose, the semiconductor layers are preferably grown at a temperature of 700° C. or less, for example in the range between 450° C. and 700° C.
- Layer stresses caused by the different lattice constants of the semiconductor layers and/or the GaAs substrate are largely avoided by the metamorphic growth of the semiconductor layers. Warpage of the semiconductor substrate that otherwise occurs as result of layer stresses is reduced as a result.
- At least one of the semiconductor layers, in particular the uppermost semiconductor layer, is preferably relaxed.
- It has been found that the relaxation of the uppermost semiconductor layer can be encouraged by at least one of the semiconductor layers lying thereunder having a lower lattice constant. In the case of a preferred embodiment, the uppermost semiconductor layer of the semiconductor layer sequence has a lower lattice constant than the two semiconductor layers directly preceding it.
-
FIG. 1A shows a schematic representation of a cross section through a semiconductor substrate with a semiconductor layer sequence applied on top according to a first exemplary embodiment of the invention; -
FIG. 1B shows a graphic representation of the phosphorus component x and the relative change ε of the lattice constant in dependence on a space coordinate z in the case of a first exemplary embodiment; -
FIG. 2A shows a schematic representation of a cross section through a semiconductor substrate with a semiconductor layer sequence applied on top according to a second exemplary embodiment of the invention; -
FIG. 2B shows a graphic representation of the phosphorus component x and the relative change ε of the lattice constant in dependence on a space coordinate z in the case of a second exemplary embodiment; -
FIG. 3A shows a schematic representation of a cross section through a semiconductor substrate with a semiconductor layer sequence applied on top according to a third exemplary embodiment of the invention; -
FIG. 3B shows a graphic representation of the phosphorus component x and the relative change ε of the lattice constant in dependence on a space coordinate z in the case of a third exemplary embodiment, -
FIG. 4 shows a schematic representation of a cross section through an exemplary embodiment of a semiconductor device according to the invention; and -
FIG. 5 shows a graphic representation of the relative change ε of the lattice constant in dependence on a space coordinate z in the case of a further exemplary embodiment of the invention. - Elements that are the same or have the same effect are provided with the same reference numerals in the figures. The elements represented are not to be regarded as true to scale; rather, some elements may be shown exaggerated for better understanding.
- Applied on top of the
semiconductor substrate 1 of GaAs that is schematically represented in cross section inFIG. 1 is asemiconductor layer sequence 2, which comprises a number of GaAsP layers. Starting from the GaAs substrate, thesemiconductor layer sequence 2 contains a GaAs0.95P0.05 layer 3, a GaAs0.90P0.10 layer 4, a GaAs0.85P0.15 layer 5, a GaAs0.80P0.20 layer 6 and a GaAs0.75P0.25 layer 7. Altogether, thesemiconductor layer sequence 2 therefore contains fivesemiconductor layers semiconductor layer 3 adjacent theGaAs substrate 1 to a value of x=0.25 in theuppermost semiconductor layer 7. The phosphorus component of the semiconductor layers thereby increases in comparison with the semiconductor layer respectively lying thereunder by an amount of Δx=0.05. - The
semiconductor substrate 1 of GaAs with thelayer sequence 2 applied on top represents aquasi-substrate 8, on thesurface 9 of which further semi-conductor layers or semiconductor layer sequences in particular can be grown. In particular, semiconductor layers which have a lower lattice constant than GaAs can be epitaxially grown on thesurface 9 of thequasi-substrate 8. This is advantageously possible, since theuppermost semiconductor layer 7 has a lower lattice constant than theGaAs substrate 1 because of its phosphorus component. - The relationship between the phosphorus component x and the lattice constant of the GaAs1−xPx semiconductor layers is explained in more detail in
FIG. 1B , in which the variation of the phosphorus component x and the relative change of the lattice constant ε=(d−d0)/d0 in dependence on a space coordinate z originating from thesubstrate 1 and extending in the direction of growth of the semiconductor layer sequence is represented. In this case, d0 is the lattice constant of theGaAS substrate 1 and d is the lattice constant of the respective GaAs1−xPx layer. - The staged increase in the phosphorus component x (solid line) in the semiconductor layer sequence leads to a staged reduction of the lattice constant d.
- For example, a reduction of the lattice constant d in comparison with the lattice constant d0 of the
GaAs substrate 1 by approximately 0.9% is achieved by the increase of the phosphorus component x to a value of x=0.25 in theuppermost semiconductor layer 7. - In the case of the
semiconductor substrate 1 that is schematically represented in cross section inFIG. 2A , with asemiconductor layer sequence 13 according to a second exemplary embodiment of the invention applied on top, arranged on theGaAs substrate 1, as in the case of the first exemplary embodiment, are fivesemiconductor layers superlattice structure 10, which contains three pairs of layers respectively comprising afirst semiconductor layer 11 of GaAs0.85P0.15 and asecond semiconductor layer 12 of GaAs0.65P0.35. Thesuperlattice structure 10 that is additionally included in thesemiconductor layer sequence 13 in comparison with the first exemplary embodiment has the effect of achieving a still better reduction in the spread of dislocations, and consequently a further improvement of the crystal quality of thesurface 9 of thesemiconductor layer sequence 13, and consequently a further improvedquasi-substrate 8. - The variation of the phosphorus component x and the relative change of the lattice constants e in dependence on a space coordinate z originating from the substrate in the case of the second exemplary embodiment of the invention is represented in
FIG. 2B . - A further exemplary embodiment of a semiconductor substrate with a semiconductor layer sequence according to the invention applied on top is schematically represented in cross section in
FIG. 3A . In the case of this exemplary embodiment, asemiconductor layer sequence 14 which contains a total of 11 semiconductor layers is applied to aGaAs substrate 1. Starting from theGaAs substrate 1, thesemiconductor layer sequence 14 contains a GaAs0.90P0.10 layer 15, aGaAs layer 16, a GaAs0.85P0.15 layer 17, a GaAs0.95P00.5 layer 18, a GaAs0.80P0.20 layer 19, a GaAs0.90P0.10 layer 20, a GaAs0.75P0.25 layer 21, a GaAs0.85P0.15 layer 22, a GaAs0.70P0.30 layer 23, a GaAs0.80P0.20 layer 24 and a GaAs0.75P0.25 layer 25. - The variation of the phosphorus component x and the relative change of the lattice constants ε in dependence on a space coordinate z originating from the
substrate 1 that is schematically represented inFIG. 3B illustrates that the phosphorus component x in thesemiconductor layer sequence 14 is increased step by step to a value of x=0.25 in theuppermost semiconductor layer 25, although, by contrast with the first exemplary embodiment, the phosphorus component is not greater in every semiconductor layer than in the semiconductor layer lying thereunder in the direction of growth, but in a number of semiconductor layers it is even smaller than in the semiconductor layer lying thereunder in the direction of growth. The variation of the phosphorus component in thesemiconductor layer sequence 14 therefore corresponds to a superlattice structure comprising alternating first semiconductor layers and second semiconductor layers in which the phosphorus component of the first semiconductor layer and of the second semiconductor layer in the case of each pair of layers is respectively increased in comparison with the pair of layers lying thereunder. In this embodiment, the composition of the semiconductor layer changes in a staged manner at a plurality of interfaces, like in the layer sequence of the first embodiment, thereby reducing the number of crystal defects. The changes of composition are advantageously more abrupt than in the first embodiment, like in the superlattice layer of the second embodiment. In this way, the advantageous properties of the staged increase of the phosphorus component in the case of the first exemplary embodiment and of the superlattice structure in the case of the second exemplary embodiment, in particular with regard to the reduction in the spread of dislocations, are combined with each other in a singlesemiconductor layer sequence 14. - In
FIG. 4 , an exemplary embodiment of a semiconductor device according to the invention is schematically represented in cross section. Thesemiconductor device 27 is a luminescence diode, which contains aGaAs substrate 1 with asemiconductor layer sequence 2 applied on top. - The structure of the
semiconductor layer sequence 2 is the same as in the case of the previously described first exemplary embodiment, i.e. thesemiconductor layer sequence 2 contains fivesemiconductor layers semiconductor layer 3 adjacent theGaAs substrate 1 to a value of x=0.25 in theuppermost semiconductor layer 7. - The
GaAs substrate 1 with thesemiconductor layer sequence 2 applied on top represents aquasi-substrate 8, on thesurface 9 of which a furthersemiconductor layer sequence 28 is epitaxially grown. Thesemiconductor layer sequence 28 is based on a semiconductor material which has a lower lattice constant than GaAs. - Included in the
semi-conductor layer sequence 28 is a radiation-emittingactive layer 29, which for example contains InxGayAl1−x−1P with 0<x<0.5, 0≦y≦1 and x+y≦1. - Alternatively, the radiation-emitting
active layer 29 contains for example one of the semiconductor materials ZnSSe, ZnMgSSe, GaAsN or InGaAsN. - For the electrical contacting of the luminescence diode, for example a first
electrical contact layer 30 may be provided on the rear side of thesubstrate 1, facing away from thesemiconductor layer sequence 2, and a secondelectrical contact layer 31 may be provided on the surface of thesemiconductor layer sequence 28 facing away from thesubstrate 1. - In
FIG. 5 , the variation of the relative change of the lattice constant ε in dependence on a space coordinate z originating from a semiconductor substrate is represented. In the case of this exemplary embodiment, asemiconductor layer sequence 35 with a total of 11 semiconductor layers is applied to the semiconductor substrate to produce a quasi-substrate. Thelayer 31 adjacent the substrate has with respect to the substrate a lattice mismatch of −0.4%. The surface of theuppermost semiconductor layer 32 acts as a quasi-substrate, with ε=−0.8% in the uppermost semiconductor layer. The change of ε takes place in thesemiconductor layer sequence 35 stage by stage up to ε=−1.2% in the9th layer 33. - The two
layers uppermost semiconductor layer 32, provided as a quasi-substrate. Such overcompensation of the lattice constant in thelayers uppermost semiconductor layer 32 encourages the complete relaxation of theuppermost semiconductor layer 32 before further layers, for example an LED layer sequence, are applied to theuppermost semiconductor layer 32 acting as a quasi-substrate. - The invention is not restricted by the description on the basis of the exemplary embodiments. Rather, the invention comprises any novel feature and any combination of features, which includes in particular any combination of features in the patent claims, even if this feature or this combination itself is not explicitly specified in the patent claims or exemplary embodiments.
Claims (22)
1. A semiconductor substrate of GaAs with a semiconductor layer sequence applied on top, wherein the semiconductor layer sequence contains a plurality of semiconductor layers of Al1−yGayAs1−xPx with 0≦x≦1 and 0≦y≦1, a number of the semiconductor layers respectively having a phosphorus component x which is greater than in a neighboring semiconductor layer lying thereunder in the direction of growth of the semiconductor layer sequence.
2. The semiconductor substrate as claimed in claim 1 , wherein the phosphorus component x in at least 2 semiconductor layers of the semiconductor layer sequence is greater than in a neighboring semiconductor layer lying thereunder in the direction of growth of the semiconductor layer sequence.
3. The semiconductor substrate as claimed in claim 1 , wherein the phosphorus component x increases stage by stage in a number of successive semiconductor layers of the semiconductor layer sequence.
4. The semiconductor substrate as claimed in claim 3 , wherein the phosphorus component x increases stage by stage in at least 3 successive semiconductor layers of the semiconductor layer sequence.
5. The semiconductor substrate as claimed in claim 1 , wherein the semiconductor layer sequence includes a superlattice structure comprising alternating first semiconductor layers and second semiconductor layers, the first semiconductor layers containing a phosphorus component x1≧0 and the second semiconductor layers containing a phosphorus component x2≧0 with x1≠x2.
6. The semiconductor substrate as claimed in claim 1 , for the phosphorus component x in the uppermost semiconductor layer of the semiconductor layer sequence, x≧0.15.
7. The semiconductor substrate as claimed in claim 1 , wherein, for the aluminum component 1−y in the semiconductor layer sequence, 1−y=0.
8. The semiconductor substrate as claimed in claim 1 , wherein the overall thickness of the semiconductor layer sequence is 10 μm or less.
9. The semiconductor substrate as claimed in claim 1 , wherein the semiconductor layers have a thickness of between 100 nm and 1000 nm, inclusive.
10. The semiconductor substrate as claimed in claim 1 , wherein the uppermost semiconductor layer of the semiconductor layer sequence has a smaller lattice constant than the GaAs substrate.
11. The semiconductor substrate as claimed in claim 1 , wherein the uppermost semiconductor layer of the semiconductor layer sequence has a smaller lattice constant than at least one of the preceding semiconductor layers.
12. The semiconductor substrate as claimed in claim 11 , wherein the uppermost semiconductor layer of the semiconductor layer sequence has a smaller lattice constant than the two semiconductor layers preceding it.
13. The semiconductor substrate as claimed in claim 1 , wherein at least one semiconductor layer of the semiconductor layer sequence is relaxed.
14. The semiconductor substrate as claimed in claim 13 , wherein the uppermost semiconductor layer of the semiconductor layer sequence is relaxed.
15. A semiconductor device, wherein the semiconductor contains a GaAs substrate with a semiconductor layer sequence as claimed in claim 1 applied on top.
16. The semiconductor device as claimed in claim 15 , wherein the semiconductor device is an optoelectronic device.
17. The semiconductor device as claimed in claim 16 , wherein the optoelectronic device is a luminescence diode or a semiconductor laser.
18. The semiconductor device as claimed in claim 16 , wherein the optoelectronic device contains a radiation-detecting or radiation-emitting layer.
19. The semiconductor device as claimed in claim 18 , wherein the radiation-detecting or radiation-emitting layer contains InxAlyGa1−x−yP with 0≦x<0.5, 0≦y≦1 and x+y≦1.
20. The semiconductor device as claimed in claim 18 , wherein the radiation-detecting or radiation-emitting layer contains ZnSSe or ZnMgSSe.
21. The semiconductor device as claimed in claim 18 , wherein the radiation-detecting or radiation-emitting layer contains GaAsN or InGaAsN.
22. The semiconductor device as claimed in claim 18 , wherein the radiation-detecting or radiation-emitting layer is included in a further semiconductor layer sequence, which is epitaxially grown on the semiconductor layer sequence.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/621,854 US7875961B2 (en) | 2005-09-30 | 2009-11-19 | Semiconductor substrate of GaAs and semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005046943.4 | 2005-09-30 | ||
DE102005046943 | 2005-09-30 | ||
DE102005056950 | 2005-11-29 | ||
DE102005056950A DE102005056950A1 (en) | 2005-09-30 | 2005-11-29 | Semiconductor substrate of GaAs and semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/621,854 Division US7875961B2 (en) | 2005-09-30 | 2009-11-19 | Semiconductor substrate of GaAs and semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070090396A1 true US20070090396A1 (en) | 2007-04-26 |
Family
ID=37600987
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/541,089 Abandoned US20070090396A1 (en) | 2005-09-30 | 2006-09-28 | Semiconductor substrate of GaAs and semiconductor device |
US12/621,854 Expired - Fee Related US7875961B2 (en) | 2005-09-30 | 2009-11-19 | Semiconductor substrate of GaAs and semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/621,854 Expired - Fee Related US7875961B2 (en) | 2005-09-30 | 2009-11-19 | Semiconductor substrate of GaAs and semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (2) | US20070090396A1 (en) |
EP (1) | EP1770767B1 (en) |
JP (1) | JP2007103930A (en) |
DE (1) | DE102005056950A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070175384A1 (en) * | 2006-01-31 | 2007-08-02 | Osram Opto Semiconductors Gmbh | Method of fabricating a quasi-substarte wafer and semiconductor body fabricated using such a quasi-substarte wafer |
US20080308840A1 (en) * | 2006-02-14 | 2008-12-18 | National Institute Of Advanced Ind. Sci & Tech | Photo-field effect transistor and integrated photodetector using the same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007057708A1 (en) | 2007-09-26 | 2009-04-09 | Osram Opto Semiconductors Gmbh | Optoelectronic component e.g. LED with emission wavelength below six hundred nanometers, has barrier layers and active layer with grating constants, which are smaller around specific percentages than grating constants of gallium arsenide |
DE102007046752B4 (en) * | 2007-09-28 | 2022-09-08 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Quasi-substrate for an optoelectronic component and optoelectronic component |
JP2021034497A (en) | 2019-08-22 | 2021-03-01 | 株式会社東芝 | Semiconductor light-emitting device |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4616241A (en) * | 1983-03-22 | 1986-10-07 | The United States Of America As Represented By The United States Department Of Energy | Superlattice optical device |
US5656829A (en) * | 1994-08-30 | 1997-08-12 | Showa Denko K.K. | Semiconductor light emitting diode |
US5665985A (en) * | 1993-12-28 | 1997-09-09 | Ricoh Company, Ltd. | Light-emitting diode of edge-emitting type, light-receiving device of lateral-surface-receiving type, and arrayed light source |
US6057592A (en) * | 1996-01-12 | 2000-05-02 | Shin-Etsu Handotai Co., Ltd. | Compound semiconductor epitaxial wafer |
US6067310A (en) * | 1996-09-06 | 2000-05-23 | Sumitomo Electric Industries, Ltd. | Semiconductor laser and method of making the same |
US20030036217A1 (en) * | 2001-08-16 | 2003-02-20 | Motorola, Inc. | Microcavity semiconductor laser coupled to a waveguide |
US20030138015A1 (en) * | 1999-02-15 | 2003-07-24 | Shunichi Sato | Light-emitting semiconductor device producing red wavelength optical radiation |
US6639249B2 (en) * | 2001-08-06 | 2003-10-28 | Motorola, Inc. | Structure and method for fabrication for a solid-state lighting device |
US6825500B1 (en) * | 1999-08-23 | 2004-11-30 | Nippon Sheet Glass Co., Ltd. | Light-emitting thyristor and self-scanning light-emitting device |
US20050116242A1 (en) * | 2003-09-30 | 2005-06-02 | Osram Opto Semiconductors Gmbh | Method for manufacture of an epitaxial structural element layer sequence and optoelectronic semiconductor chip |
US20050194593A1 (en) * | 2001-01-19 | 2005-09-08 | Freescale Semiconductor, Inc. | Structure and method for fabricating GaN devices utilizing the formation of a compliant substrate |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05347431A (en) * | 1992-06-15 | 1993-12-27 | Sharp Corp | Substrate for semiconductor element and semiconductor element |
JP3301371B2 (en) * | 1997-05-27 | 2002-07-15 | 信越半導体株式会社 | Method for manufacturing compound semiconductor epitaxial wafer |
JP2000031592A (en) * | 1998-07-09 | 2000-01-28 | Sony Corp | Semiconductor light emitting element |
JP2003031592A (en) | 2001-07-19 | 2003-01-31 | Auto Network Gijutsu Kenkyusho:Kk | Junction field effect transistor and manufacturing method therefor |
US6927412B2 (en) * | 2002-11-21 | 2005-08-09 | Ricoh Company, Ltd. | Semiconductor light emitter |
DE10345413A1 (en) * | 2003-09-30 | 2005-05-04 | Osram Opto Semiconductors Gmbh | Process for preparation of an epitaxial structural element based on a first group III/V compound semiconductor material system (SMS) with a first group V element on a substrate or buffer layer useful in semiconductor technology |
-
2005
- 2005-11-29 DE DE102005056950A patent/DE102005056950A1/en not_active Withdrawn
-
2006
- 2006-09-22 EP EP06019935.3A patent/EP1770767B1/en not_active Expired - Fee Related
- 2006-09-27 JP JP2006262661A patent/JP2007103930A/en active Pending
- 2006-09-28 US US11/541,089 patent/US20070090396A1/en not_active Abandoned
-
2009
- 2009-11-19 US US12/621,854 patent/US7875961B2/en not_active Expired - Fee Related
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4616241A (en) * | 1983-03-22 | 1986-10-07 | The United States Of America As Represented By The United States Department Of Energy | Superlattice optical device |
US5665985A (en) * | 1993-12-28 | 1997-09-09 | Ricoh Company, Ltd. | Light-emitting diode of edge-emitting type, light-receiving device of lateral-surface-receiving type, and arrayed light source |
US5656829A (en) * | 1994-08-30 | 1997-08-12 | Showa Denko K.K. | Semiconductor light emitting diode |
US6057592A (en) * | 1996-01-12 | 2000-05-02 | Shin-Etsu Handotai Co., Ltd. | Compound semiconductor epitaxial wafer |
US6067310A (en) * | 1996-09-06 | 2000-05-23 | Sumitomo Electric Industries, Ltd. | Semiconductor laser and method of making the same |
US20030138015A1 (en) * | 1999-02-15 | 2003-07-24 | Shunichi Sato | Light-emitting semiconductor device producing red wavelength optical radiation |
US6825500B1 (en) * | 1999-08-23 | 2004-11-30 | Nippon Sheet Glass Co., Ltd. | Light-emitting thyristor and self-scanning light-emitting device |
US20050194593A1 (en) * | 2001-01-19 | 2005-09-08 | Freescale Semiconductor, Inc. | Structure and method for fabricating GaN devices utilizing the formation of a compliant substrate |
US6639249B2 (en) * | 2001-08-06 | 2003-10-28 | Motorola, Inc. | Structure and method for fabrication for a solid-state lighting device |
US20030036217A1 (en) * | 2001-08-16 | 2003-02-20 | Motorola, Inc. | Microcavity semiconductor laser coupled to a waveguide |
US20050116242A1 (en) * | 2003-09-30 | 2005-06-02 | Osram Opto Semiconductors Gmbh | Method for manufacture of an epitaxial structural element layer sequence and optoelectronic semiconductor chip |
US7317202B2 (en) * | 2003-09-30 | 2008-01-08 | Osram Opto Semiconductors, Gmbh | Method for manufacture of an epitaxial structural element layer sequence and optoelectronic semiconductor chip |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070175384A1 (en) * | 2006-01-31 | 2007-08-02 | Osram Opto Semiconductors Gmbh | Method of fabricating a quasi-substarte wafer and semiconductor body fabricated using such a quasi-substarte wafer |
US8012256B2 (en) * | 2006-01-31 | 2011-09-06 | Osram Opto Semiconductor Gmbh | Method of fabricating a quasi-substrate wafer and semiconductor body fabricated using such a quasi-substrate wafer |
US20080308840A1 (en) * | 2006-02-14 | 2008-12-18 | National Institute Of Advanced Ind. Sci & Tech | Photo-field effect transistor and integrated photodetector using the same |
US7759698B2 (en) * | 2006-02-14 | 2010-07-20 | National Institute Of Advanced Industrial Science And Technology | Photo-field effect transistor and integrated photodetector using the same |
Also Published As
Publication number | Publication date |
---|---|
EP1770767A3 (en) | 2008-08-06 |
EP1770767B1 (en) | 2014-05-28 |
DE102005056950A1 (en) | 2007-04-05 |
JP2007103930A (en) | 2007-04-19 |
US20100065890A1 (en) | 2010-03-18 |
US7875961B2 (en) | 2011-01-25 |
EP1770767A2 (en) | 2007-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9691712B2 (en) | Method of controlling stress in group-III nitride films deposited on substrates | |
US6495894B2 (en) | Photonic device, a substrate for fabricating a photonic device, a method for fabricating the photonic device and a method for manufacturing the photonic device-fabricating substrate | |
KR100497890B1 (en) | Nitride semiconductor LED and fabrication method for thereof | |
US7576363B2 (en) | Group III nitride compound semiconductor light emitting device | |
CA2344391C (en) | Vertical geometry ingan led | |
KR101372677B1 (en) | Nitride semiconductor element and nitride semiconductor wafer | |
US20030057434A1 (en) | Semiconductor device having improved buffer layers | |
US20010010372A1 (en) | Method of fabricating a group III-V semiconductor light emitting device with reduced piezoelectric fields and increased efficiency | |
US20120145991A1 (en) | High-quality non-polar/semi-polar semiconductor element on tilt substrate and fabrication method thereof | |
CN104518062B (en) | The method for manufacturing light emitting semiconductor device | |
US10008571B2 (en) | Semiconductor wafer, semiconductor device, and method for manufacturing nitride semiconductor layer | |
JPH1140847A (en) | Gallium nitride semiconductor device and manufacture thereof | |
JP3500281B2 (en) | Gallium nitride based semiconductor device and method of manufacturing the same | |
US7875961B2 (en) | Semiconductor substrate of GaAs and semiconductor device | |
JPH05283744A (en) | Semiconductor element | |
CN1905132B (en) | Silicon carbon germanium (SiCGe) substrate for a group III nitride-based device and forming method thereof | |
KR101028585B1 (en) | Hetero-substrate, ?-nitride semiconductor devices using the same and manufacturing method of thereof | |
KR101405693B1 (en) | Semiconductor light emitting device and fabrication method thereof | |
JP2976951B2 (en) | Display device with nitride semiconductor light emitting diode | |
KR101152989B1 (en) | Semiconductor Wafer including Gallium Nitride layer and Method for Manufacturing the same and Light Emitting Device | |
US7317202B2 (en) | Method for manufacture of an epitaxial structural element layer sequence and optoelectronic semiconductor chip | |
KR100586959B1 (en) | Method of producing nitride singl crystal, nitride semiconductor light emitting diode and method of producing the same | |
JP4586094B2 (en) | Semiconductor light emitting device | |
KR101143277B1 (en) | High Quality Non-polar Semiconductor Device having Substrate Surface Nitridation Layer and Manufacturing Method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: OSRAM OPTO SEMICONDUCTORS GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LINDER, NORBERT;GRONNINGER, GUNTHER;HEIDBORN, PETER;AND OTHERS;REEL/FRAME:018681/0548;SIGNING DATES FROM 20061122 TO 20061123 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |