US20060242967A1 - Termoelectric heating and cooling apparatus for semiconductor processing - Google Patents

Termoelectric heating and cooling apparatus for semiconductor processing Download PDF

Info

Publication number
US20060242967A1
US20060242967A1 US11/119,218 US11921805A US2006242967A1 US 20060242967 A1 US20060242967 A1 US 20060242967A1 US 11921805 A US11921805 A US 11921805A US 2006242967 A1 US2006242967 A1 US 2006242967A1
Authority
US
United States
Prior art keywords
thermoelectric
wafer
chuck
thermoelectric module
support surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/119,218
Inventor
Yu-Liang Lin
Chin-Hsien Lin
Jerry Hwang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US11/119,218 priority Critical patent/US20060242967A1/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HWANG, JERRY, LIN, CHIN-HSIEN, LIN, YU-LIANG
Priority to TW095110400A priority patent/TW200638506A/en
Priority to JP2006122732A priority patent/JP2006310862A/en
Priority to CNA2006100781919A priority patent/CN1855364A/en
Publication of US20060242967A1 publication Critical patent/US20060242967A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N10/00Thermoelectric devices comprising a junction of dissimilar materials, i.e. devices exhibiting Seebeck or Peltier effects
    • H10N10/10Thermoelectric devices comprising a junction of dissimilar materials, i.e. devices exhibiting Seebeck or Peltier effects operating with only the Peltier or Seebeck effects
    • H10N10/17Thermoelectric devices comprising a junction of dissimilar materials, i.e. devices exhibiting Seebeck or Peltier effects operating with only the Peltier or Seebeck effects characterised by the structure or configuration of the cell or thermocouple forming the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67109Apparatus for thermal treatment mainly by convection
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N19/00Integrated devices, or assemblies of multiple devices, comprising at least one thermoelectric or thermomagnetic element covered by groups H10N10/00 - H10N15/00
    • H10N19/101Multiple thermocouples connected in a cascade arrangement

Definitions

  • the present invention relates to devices for heating wafers in semiconductor processing. More particularly, the present invention relates to a thermoelectric heating and cooling apparatus which is suitable for selectively heating or cooling a wafer during semiconductor processing and is characterized by fast and dynamic temperature control capability and multi-zone implementation.
  • metal conductor lines are used to interconnect the multiple components in device circuits on a semiconductor wafer.
  • a general process used in the deposition of metal conductor line patterns on semiconductor wafers includes deposition of a conducting layer on the silicon wafer substrate; formation of a photoresist or other mask such as titanium oxide or silicon oxide, in the form of the desired metal conductor line pattern, using standard lithographic techniques; subjecting the wafer substrate to a dry etching process to remove the conducting layer from the areas not covered by the mask, thereby leaving the metal layer in the form of the masked conductor line pattern; and removing the mask layer typically using reactive plasma and chlorine gas, thereby exposing the top surface of the metal conductor lines.
  • a photoresist or other mask such as titanium oxide or silicon oxide
  • conductive layers at different levels on the wafer may be electrically connected to each other by etching vias, or openings, in the insulative layers and filling the vias using aluminum, tungsten or other metal to establish electrical connection between the conductive layers.
  • the present invention is generally directed to a thermoelectric wafer chuck for semiconductor processing.
  • the thermoelectric wafer chuck includes a chuck base and a wafer support surface. Fluid channels extend through the chuck base for distribution of a heating or cooling liquid.
  • a thermoelectric module is provided in thermal contact with the wafer support surface.
  • the thermoelectric wafer chuck is capable of heating a wafer resting on the wafer support surface as the thermoelectric module converts electrical energy into thermal energy according to the Peltier effect.
  • a heating fluid may alternatively or additionally be distributed through the fluid channels in the chuck base to heat the wafer.
  • the wafer is cooled typically by reverse flow of current through the thermoelectric module, by distribution of a cooling fluid through the fluid channels, or both.
  • the thermoelectric wafer chuck facilitates rapid, dynamic and multi-zone temperature control capability of a wafer.
  • FIG. 1 is a perspective view of a section of a thermoelectric module suitable for the thermoelectric wafer chuck of the present invention
  • FIG. 2 is a front view of the thermoelectric module of FIG. 1 ;
  • FIG. 2A is a top view of the thermoelectric module, with a portion of the top isolation plate removed therefrom;
  • FIG. 3 is a perspective view of a multi-stack thermoelectric module
  • FIG. 4 is a perspective view of a section of a thermoelectric wafer chuck of the present invention.
  • FIG. 5 is a top perspective view, partially in section, of a processing chamber in which the thermoelectric wafer chuck of the present invention is installed, more particularly illustrating flow of a processing gas into the chamber;
  • FIG. 6 is a bottom perspective view, partially in section, of the processing chamber of FIG. 5 , illustrating multiple heat cells in the thermoelectric module of the thermoelectric chuck.
  • the present invention is generally directed to a thermoelectric wafer chuck for the heating and/or cooling of wafers during semiconductor processing.
  • the thermoelectric wafer chuck includes a chuck base and a wafer support surface. Fluid channels extend through the chuck base in a single-loop or multi-loop configuration for distribution of a cooling or heating liquid through the chuck base.
  • a thermoelectric module is provided in the wafer chuck, in thermal contact with the wafer support surface.
  • the thermoelectric module includes multiple p-type semiconductor connectors and n-type semiconductor connectors adjacent ones of which are alternately connected to each other through top conductor plates and bottom conductor plates. Using the Peltier effect, the thermoelectric module converts electrical energy into thermal energy and is capable of heating a wafer resting on the wafer support surface.
  • the wafer may be heated by the distribution of a heating fluid through the fluid channels of the chuck base.
  • the wafer may be cooled by reverse flow of electrical current through the thermoelectric module, by distribution of a coolant fluid through the coolant channels in the chuck base, or both.
  • the thermoelectric module imparts rapid, dynamic and multi-zone temperature control capability to the thermoelectric wafer chuck.
  • the Peltier effect involves the creation of a heat differential from an electric voltage differential.
  • an electrical current is passed through connectors made of p-type and n-type semiconductors which are connected to each other at two junctions, the current drives a transfer of heat from one junction to the other. Accordingly, one junction of each connector cools while the other heats.
  • P-type silicon typically has a positive Peltier coefficient (though not above ⁇ 550 K), whereas the Peltier coefficient of n-type silicon is typically negative.
  • the semiconductor material of the connector tends to return to the electron equilibrium which existed prior to application of the current. This is facilitated by the absorption of energy at one junction and the dissipation of energy from the other junction.
  • the coupled pairs of connectors can be connected in series to amplify the thermoelectric effect. The direction of heat transfer is determined by the polarity of the current; therefore, reversing the electrical polarity of the current will reverse the thermal polarity of the junctions.
  • thermoelectric wafer chuck 10 includes a chuck base 12 which is typically circular. Multiple fluid channels 14 extend through the chuck base 12 . Preferably, the fluid channels 14 extend directly through the chuck base 12 without the use of coils, and the thermoelectric wafer chuck 12 is therefore “coil-free”. The fluid channels 14 may extend through the chuck base 12 in a single loop or multi-loop configuration to define one or multiple cooling and/or heating zones 17 a on the chuck 10 .
  • a supply (not shown) of a heating or cooling fluid is provided in fluid communication with the fluid channels 14 to distribute a heating or cooling gas or liquid (not shown) through the coolant channels 14 in use of the thermoelectric wafer chuck 10 , as will be hereinafter described.
  • An annular chuck wall 13 extends upwardly from the edge of the chuck base 12 .
  • a wafer support plate 16 having a wafer support surface 17 is supported by the chuck wall 13 , in spaced-apart relationship to the chuck base 12 .
  • a chuck interior 18 is defined between the upper surface of the chuck base 12 and the lower surface of the wafer support plate 16 .
  • At least one thermoelectric module 22 is provided in the chuck interior 18 .
  • a stacked thermoelectric module 22 a which includes two or more single thermoelectric modules 22 , is provided in the chuck interior 18 as will be hereinafter described.
  • thermoelectric module 22 typically includes a bottom isolation plate 24 and a top isolation plate 28 , each of which is typically ceramic. Multiple bottom conductor plates 26 are provided on the upper surface of the bottom isolation plate 24 , and multiple top conductor plates 30 are provided on the lower surface of the top isolation plate 28 .
  • the bottom conductor plates 26 and top conductor plates 30 are an electrically-conductive material, typically copper. As further illustrated in FIG. 2 , each of the bottom conductor plates 26 overlaps a pair of adjacent top conductor plates 30 .
  • the bottom conductor plates 26 are shown as terminal plates 26 a and 26 b , respectively, on the upper surface of the bottom isolation plate 24 .
  • n-type connectors 32 and p-type connectors 34 are connected to each other in series through the bottom conductor plates 26 and top conductor plates 30 .
  • Each n-type connector 32 of each series spans a bottom conductor plate 26 and a top conductor plate 30
  • the adjacent p-type connector 34 of the series spans the same top conductor plate 30 and the adjacent bottom conductor plate 26 .
  • the next n-type connector 32 in the series contacts the same bottom conductor plate 26 as is contacted by the previous p-type connector 34 and a different top conductor plate 30 . Accordingly, proceeding from left to right in FIG.
  • each adjacent pair of bottom conductor plates 26 is connected through an n-type connector 32 and a p-type connector 34 , respectively, whereas each adjacent pair of top conductor plates 30 is connected through a p-type connector 34 and an n-type connector 32 , respectively.
  • all of the n-type connectors 32 and the p-type connectors 34 in the thermoelectric module 22 are interconnected in series through the bottom conductor plates 26 and the top conductor plates 30 .
  • a negative electrical lead 36 (which may serve as either a negative or positive electrical lead depending on the desired thermal polarity of the thermoelectric module 22 ) is electrically connected to the terminal plate 26 a
  • a positive electrical lead 38 (which may be positive or negative) is electrically connected to the terminal plate 26 b.
  • thermoelectric chuck 10 in the thermoelectric chuck 10 ( FIG. 4 ), at least two single thermoelectric modules 22 are preferably stacked and electrically connected to each other in series to form a stacked thermoelectric module 22 a .
  • the negative lead 36 is connected to the lower thermoelectric module 22
  • the positive lead 38 is connected to the upper thermoelectric module 22 , of the stacked thermoelectric module 22 a .
  • the upper and lower thermoelectric modules 22 are electrically connected in series to each other in the stacked thermoelectric module 22 a through an electrical connector 40 .
  • the stacked thermoelectric module 22 a is provided in the chuck interior 18 of the thermoelectric wafer chuck 10 .
  • a single thermoelectric module 22 may be provided in the chuck interior 18 .
  • the bottom isolation plate 24 ( FIG. 3 ) of the bottom thermoelectric module 22 in the stacked thermoelectric module 22 a rests on the upper surface of the chuck base 12
  • the top isolation plate 28 of the top thermoelectric module 22 in the stacked thermoelectric module 22 a thermally contacts the lower surface of the wafer support plate 16 .
  • thermoelectric chuck 10 multiple, independently-controlled single thermoelectric modules 22 or stacked thermoelectric modules 22 a may be provided in the chuck interior 18 in adjacent or concentric relationship to each other or may be otherwise positioned with respect to each other to form multiple, independently-controlled heating zones 17 a on the wafer support surface 17 during operation of the thermoelectric wafer chuck 10 . While the heating zones 17 a shown in FIG. 4 are concentric, it is understood that the heating zones 17 a may be arranged in any desired configuration on the wafer support surface 17 .
  • thermoelectric wafer chuck 10 is mounted in a processing chamber 44 , which may be a lithography scanner and track, an etching chamber, a CVD (chemical vapor deposition) chamber, a PVD (physical vapor deposition) chamber or other processing chamber in which heating and/or cooling of a wafer are needed.
  • the processing chamber 44 typically includes a chamber wall 46 which defines a chamber interior 48 and includes a gas inlet 50 in the top thereof for the introduction of processing gases 54 into the chamber interior 48 .
  • multiple gas outlets 52 are provided typically in the bottom of the processing chamber 44 . In the bottom view of FIG.
  • thermoelectric wafer chuck 10 in which the thermoelectric wafer chuck 10 is shown in section, the n-type connectors 32 and p-type connectors 34 are shown as heat cells which facilitate heating and/or cooling of a wafer (not shown) resting on the wafer support surface 17 of the thermoelectric wafer chuck 10 during fabrication of semiconductors on the wafer, as will be hereinafter described.
  • thermoelectric wafer chuck 10 In operation of the thermoelectric wafer chuck 10 , a wafer (not shown) is initially placed on the wafer support surface 17 of the chuck 10 in the chamber interior 48 of the processing chamber 44 . Depending on the type of processing to be carried out on the wafer, processing gases 54 ( FIG. 5 ) may be introduced into the chamber interior 48 through the gas inlet 50 . Simultaneously, the wafer may be heated by operation of the thermoelectric wafer chuck 10 . Accordingly, electrical current is distributed through the stacked module 22 a by facilitating flow of current through the negative lead 36 , the stacked module 22 a and the positive lead 38 , respectively.
  • the electrical current flows in series through the bottom conductor plates 26 , the n-type connectors 32 , the p-type connectors 34 and the top conductor plates 30 .
  • the electrical current via the Peltier effect, drives a transfer of heat from the bottom conductor plates 26 to the top conductor plates 30 .
  • flow of current through the stacked module 22 a may be terminated or intermittently distributed through the stacked module 22 a as needed to maintain the wafer support surface 17 as close as possible to the set point temperature.
  • a heating fluid (not shown) may be distributed through the fluid channels 14 of the chuck base 12 to heat the wafer by conduction through the stacked thermoelectric module 22 a and wafer support plate 16 .
  • flow of current through the stacked module 22 a may be terminated or intermittently distributed through the stacked module 22 a as needed to maintain the wafer support surface 17 at the set point temperature.
  • a coolant fluid (not shown) may be distributed through the coolant channels 14 of the chuck base 12 to absorb heat from the wafer through the wafer support plate 16 and stacked module 22 a , respectively, until the desired set point temperature of the wafer is achieved.
  • thermoelectric wafer chuck 10 of the present invention facilitates rapid, dynamic and uniform wafer heating and cooling capability of wafers, as well as zonal heating and/or cooling of wafers during processing, as needed.
  • thermoelectric wafer chuck 10 is adaptable for heating and/or cooling wafers in any of a variety of processing chambers or processes including but not limited to lithography, etching, CVD (chemical vapor deposition), PVD (physical vapor deposition) or any other processes in which heating and/or cooling of wafers is needed during fabrication of semiconductors.

Abstract

A thermoelectric wafer chuck is disclosed. The thermoelectric wafer chuck includes a wafer support surface for supporting a wafer; and a thermoelectric module provided in thermal contact with the wafer support surface for heating and/or cooling the wafer support surface and wafer.

Description

    FIELD OF THE INVENTION
  • The present invention relates to devices for heating wafers in semiconductor processing. More particularly, the present invention relates to a thermoelectric heating and cooling apparatus which is suitable for selectively heating or cooling a wafer during semiconductor processing and is characterized by fast and dynamic temperature control capability and multi-zone implementation.
  • BACKGROUND OF THE INVENTION
  • In the fabrication of semiconductor integrated circuits, metal conductor lines are used to interconnect the multiple components in device circuits on a semiconductor wafer. A general process used in the deposition of metal conductor line patterns on semiconductor wafers includes deposition of a conducting layer on the silicon wafer substrate; formation of a photoresist or other mask such as titanium oxide or silicon oxide, in the form of the desired metal conductor line pattern, using standard lithographic techniques; subjecting the wafer substrate to a dry etching process to remove the conducting layer from the areas not covered by the mask, thereby leaving the metal layer in the form of the masked conductor line pattern; and removing the mask layer typically using reactive plasma and chlorine gas, thereby exposing the top surface of the metal conductor lines. Typically, multiple alternating layers of electrically conductive and insulative materials are sequentially deposited on the wafer substrate, and conductive layers at different levels on the wafer may be electrically connected to each other by etching vias, or openings, in the insulative layers and filling the vias using aluminum, tungsten or other metal to establish electrical connection between the conductive layers.
  • Deposition of conductive layers on the wafer substrate and etching of the layers frequently requires heating and/or chilling of the wafer, depending on the process. Conventional wafer chucks in semiconductor processing chambers which require wafer heating and/or cooling are typically provided with an interior coil through which a heating or cooling liquid or gas is distributed to heat or cool the wafer resting on the chuck through conduction. However, the conventional wafer chucks suffer from various disadvantages, including low wafer-heating response and control, little or no cool-down function, and low wafer temperature control accuracy. Therefore, a new and improved apparatus is needed to facilitate selective heating and/or cooling of wafers during semiconductor processing.
  • SUMMARY OF THE INVENTION
  • The present invention is generally directed to a thermoelectric wafer chuck for semiconductor processing. The thermoelectric wafer chuck includes a chuck base and a wafer support surface. Fluid channels extend through the chuck base for distribution of a heating or cooling liquid. A thermoelectric module is provided in thermal contact with the wafer support surface. In use, the thermoelectric wafer chuck is capable of heating a wafer resting on the wafer support surface as the thermoelectric module converts electrical energy into thermal energy according to the Peltier effect. A heating fluid may alternatively or additionally be distributed through the fluid channels in the chuck base to heat the wafer. The wafer is cooled typically by reverse flow of current through the thermoelectric module, by distribution of a cooling fluid through the fluid channels, or both. The thermoelectric wafer chuck facilitates rapid, dynamic and multi-zone temperature control capability of a wafer.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will now be described, by way of example, with reference to the accompanying drawings, in which:
  • FIG. 1 is a perspective view of a section of a thermoelectric module suitable for the thermoelectric wafer chuck of the present invention;
  • FIG. 2 is a front view of the thermoelectric module of FIG. 1;
  • FIG. 2A is a top view of the thermoelectric module, with a portion of the top isolation plate removed therefrom;
  • FIG. 3 is a perspective view of a multi-stack thermoelectric module;
  • FIG. 4 is a perspective view of a section of a thermoelectric wafer chuck of the present invention;
  • FIG. 5 is a top perspective view, partially in section, of a processing chamber in which the thermoelectric wafer chuck of the present invention is installed, more particularly illustrating flow of a processing gas into the chamber; and
  • FIG. 6 is a bottom perspective view, partially in section, of the processing chamber of FIG. 5, illustrating multiple heat cells in the thermoelectric module of the thermoelectric chuck.
  • DETAILED DESCRIPTION OF THE INVENTION
  • The present invention is generally directed to a thermoelectric wafer chuck for the heating and/or cooling of wafers during semiconductor processing. The thermoelectric wafer chuck includes a chuck base and a wafer support surface. Fluid channels extend through the chuck base in a single-loop or multi-loop configuration for distribution of a cooling or heating liquid through the chuck base. A thermoelectric module is provided in the wafer chuck, in thermal contact with the wafer support surface. The thermoelectric module includes multiple p-type semiconductor connectors and n-type semiconductor connectors adjacent ones of which are alternately connected to each other through top conductor plates and bottom conductor plates. Using the Peltier effect, the thermoelectric module converts electrical energy into thermal energy and is capable of heating a wafer resting on the wafer support surface. Alternatively or additionally, the wafer may be heated by the distribution of a heating fluid through the fluid channels of the chuck base. The wafer may be cooled by reverse flow of electrical current through the thermoelectric module, by distribution of a coolant fluid through the coolant channels in the chuck base, or both. The thermoelectric module imparts rapid, dynamic and multi-zone temperature control capability to the thermoelectric wafer chuck.
  • The Peltier effect involves the creation of a heat differential from an electric voltage differential. When an electrical current is passed through connectors made of p-type and n-type semiconductors which are connected to each other at two junctions, the current drives a transfer of heat from one junction to the other. Accordingly, one junction of each connector cools while the other heats. P-type silicon typically has a positive Peltier coefficient (though not above ˜550 K), whereas the Peltier coefficient of n-type silicon is typically negative.
  • As current flows through the connector, the semiconductor material of the connector tends to return to the electron equilibrium which existed prior to application of the current. This is facilitated by the absorption of energy at one junction and the dissipation of energy from the other junction. The coupled pairs of connectors can be connected in series to amplify the thermoelectric effect. The direction of heat transfer is determined by the polarity of the current; therefore, reversing the electrical polarity of the current will reverse the thermal polarity of the junctions.
  • Referring initially to FIG. 4, a section of an illustrative embodiment of the thermoelectric wafer chuck of the present invention is generally indicated by reference numeral 10. The thermoelectric wafer chuck 10 includes a chuck base 12 which is typically circular. Multiple fluid channels 14 extend through the chuck base 12. Preferably, the fluid channels 14 extend directly through the chuck base 12 without the use of coils, and the thermoelectric wafer chuck 12 is therefore “coil-free”. The fluid channels 14 may extend through the chuck base 12 in a single loop or multi-loop configuration to define one or multiple cooling and/or heating zones 17 a on the chuck 10. A supply (not shown) of a heating or cooling fluid is provided in fluid communication with the fluid channels 14 to distribute a heating or cooling gas or liquid (not shown) through the coolant channels 14 in use of the thermoelectric wafer chuck 10, as will be hereinafter described.
  • An annular chuck wall 13 extends upwardly from the edge of the chuck base 12. A wafer support plate 16 having a wafer support surface 17 is supported by the chuck wall 13, in spaced-apart relationship to the chuck base 12. A chuck interior 18, the purpose of which will be hereinafter described, is defined between the upper surface of the chuck base 12 and the lower surface of the wafer support plate 16. At least one thermoelectric module 22 is provided in the chuck interior 18. Preferably, a stacked thermoelectric module 22 a, which includes two or more single thermoelectric modules 22, is provided in the chuck interior 18 as will be hereinafter described.
  • Referring next to FIGS. 1-3, a portion of a single thermoelectric module 22 is shown. Each thermoelectric module 22 typically includes a bottom isolation plate 24 and a top isolation plate 28, each of which is typically ceramic. Multiple bottom conductor plates 26 are provided on the upper surface of the bottom isolation plate 24, and multiple top conductor plates 30 are provided on the lower surface of the top isolation plate 28. The bottom conductor plates 26 and top conductor plates 30 are an electrically-conductive material, typically copper. As further illustrated in FIG. 2, each of the bottom conductor plates 26 overlaps a pair of adjacent top conductor plates 30. On respective sides of the thermoelectric module 22, the bottom conductor plates 26 are shown as terminal plates 26 a and 26 b, respectively, on the upper surface of the bottom isolation plate 24.
  • Multiple n-type connectors 32 and p-type connectors 34 are connected to each other in series through the bottom conductor plates 26 and top conductor plates 30. Each n-type connector 32 of each series spans a bottom conductor plate 26 and a top conductor plate 30, and the adjacent p-type connector 34 of the series spans the same top conductor plate 30 and the adjacent bottom conductor plate 26. The next n-type connector 32 in the series contacts the same bottom conductor plate 26 as is contacted by the previous p-type connector 34 and a different top conductor plate 30. Accordingly, proceeding from left to right in FIG. 2, each adjacent pair of bottom conductor plates 26 is connected through an n-type connector 32 and a p-type connector 34, respectively, whereas each adjacent pair of top conductor plates 30 is connected through a p-type connector 34 and an n-type connector 32, respectively. In the foregoing manner, all of the n-type connectors 32 and the p-type connectors 34 in the thermoelectric module 22 are interconnected in series through the bottom conductor plates 26 and the top conductor plates 30. A negative electrical lead 36 (which may serve as either a negative or positive electrical lead depending on the desired thermal polarity of the thermoelectric module 22) is electrically connected to the terminal plate 26 a, and a positive electrical lead 38 (which may be positive or negative) is electrically connected to the terminal plate 26 b.
  • As shown in FIG. 3, in the thermoelectric chuck 10 (FIG. 4), at least two single thermoelectric modules 22 are preferably stacked and electrically connected to each other in series to form a stacked thermoelectric module 22 a. In FIG. 3, the negative lead 36 is connected to the lower thermoelectric module 22, whereas the positive lead 38 is connected to the upper thermoelectric module 22, of the stacked thermoelectric module 22 a. The upper and lower thermoelectric modules 22 are electrically connected in series to each other in the stacked thermoelectric module 22 a through an electrical connector 40.
  • Referring again to FIG. 4, the stacked thermoelectric module 22 a is provided in the chuck interior 18 of the thermoelectric wafer chuck 10. Alternatively, a single thermoelectric module 22 may be provided in the chuck interior 18. In the former case, the bottom isolation plate 24 (FIG. 3) of the bottom thermoelectric module 22 in the stacked thermoelectric module 22 a rests on the upper surface of the chuck base 12, whereas the top isolation plate 28 of the top thermoelectric module 22 in the stacked thermoelectric module 22 a thermally contacts the lower surface of the wafer support plate 16. In the thermoelectric chuck 10, multiple, independently-controlled single thermoelectric modules 22 or stacked thermoelectric modules 22 a may be provided in the chuck interior 18 in adjacent or concentric relationship to each other or may be otherwise positioned with respect to each other to form multiple, independently-controlled heating zones 17 a on the wafer support surface 17 during operation of the thermoelectric wafer chuck 10. While the heating zones 17 a shown in FIG. 4 are concentric, it is understood that the heating zones 17 a may be arranged in any desired configuration on the wafer support surface 17.
  • Referring next to FIGS. 5 and 6, the thermoelectric wafer chuck 10 is mounted in a processing chamber 44, which may be a lithography scanner and track, an etching chamber, a CVD (chemical vapor deposition) chamber, a PVD (physical vapor deposition) chamber or other processing chamber in which heating and/or cooling of a wafer are needed. The processing chamber 44 typically includes a chamber wall 46 which defines a chamber interior 48 and includes a gas inlet 50 in the top thereof for the introduction of processing gases 54 into the chamber interior 48. As shown in FIG. 6, multiple gas outlets 52 are provided typically in the bottom of the processing chamber 44. In the bottom view of FIG. 6, in which the thermoelectric wafer chuck 10 is shown in section, the n-type connectors 32 and p-type connectors 34 are shown as heat cells which facilitate heating and/or cooling of a wafer (not shown) resting on the wafer support surface 17 of the thermoelectric wafer chuck 10 during fabrication of semiconductors on the wafer, as will be hereinafter described.
  • In operation of the thermoelectric wafer chuck 10, a wafer (not shown) is initially placed on the wafer support surface 17 of the chuck 10 in the chamber interior 48 of the processing chamber 44. Depending on the type of processing to be carried out on the wafer, processing gases 54 (FIG. 5) may be introduced into the chamber interior 48 through the gas inlet 50. Simultaneously, the wafer may be heated by operation of the thermoelectric wafer chuck 10. Accordingly, electrical current is distributed through the stacked module 22 a by facilitating flow of current through the negative lead 36, the stacked module 22 a and the positive lead 38, respectively. In the stacked module 22 a, the electrical current flows in series through the bottom conductor plates 26, the n-type connectors 32, the p-type connectors 34 and the top conductor plates 30. As it flows through the n-type connectors 32 and the p-type connectors 34, the electrical current, via the Peltier effect, drives a transfer of heat from the bottom conductor plates 26 to the top conductor plates 30. This results in the production of a cold side at the bottom isolation plate 24 and a heat sink (or hot side) at the top isolation plate 28 of the stacked thermoelectric module 22 a. Consequently, the top isolation plate 28 heats the wafer support plate 16 and wafer support surface 17 of the wafer chuck 10 to a desired set point temperature. At that point, flow of current through the stacked module 22 a may be terminated or intermittently distributed through the stacked module 22 a as needed to maintain the wafer support surface 17 as close as possible to the set point temperature. Alternatively or additionally, a heating fluid (not shown) may be distributed through the fluid channels 14 of the chuck base 12 to heat the wafer by conduction through the stacked thermoelectric module 22 a and wafer support plate 16.
  • When subsequent cooling of the wafer is necessary, flow of electrical current through the stacked module 22 a is terminated and/or flow of the heating fluid through the fluid channels 14 is stopped. Accordingly, electrical current is distributed in the reverse direction through the positive lead 38, the stacked module 22 a and the negative lead 36, respectively. In the n-type connectors 32 and the p-type connectors 34, this drives a transfer of heat from the top conductor plates 30 to the bottom conductor plates 26, resulting in the production of a cold side at the top isolation plate 28 and a heat sink (or hot side) at the bottom isolation plate 24. Consequently, the top isolation plate 28 absorbs heat from the wafer through the wafer support plate 16 and wafer support surface 17 until the wafer reaches the desired set point temperature. At that point, flow of current through the stacked module 22 a may be terminated or intermittently distributed through the stacked module 22 a as needed to maintain the wafer support surface 17 at the set point temperature. Alternatively or additionally, a coolant fluid (not shown) may be distributed through the coolant channels 14 of the chuck base 12 to absorb heat from the wafer through the wafer support plate 16 and stacked module 22 a, respectively, until the desired set point temperature of the wafer is achieved.
  • It will be appreciated by those skilled in the art that the thermoelectric wafer chuck 10 of the present invention facilitates rapid, dynamic and uniform wafer heating and cooling capability of wafers, as well as zonal heating and/or cooling of wafers during processing, as needed. Furthermore, the thermoelectric wafer chuck 10 is adaptable for heating and/or cooling wafers in any of a variety of processing chambers or processes including but not limited to lithography, etching, CVD (chemical vapor deposition), PVD (physical vapor deposition) or any other processes in which heating and/or cooling of wafers is needed during fabrication of semiconductors.
  • While the preferred embodiments of the invention have been described above, it will be recognized and understood that various modifications can be made in the invention and the appended claims are intended to cover all such modifications which may fall within the spirit and scope of the invention.

Claims (25)

1. A thermoelectric wafer chuck comprising:
a wafer support surface for supporting a wafer; and
a thermoelectric module provided in thermal contact with said wafer support surface.
2. The thermoelectric wafer chuck of claim 1 wherein said thermoelectric module comprises a single-layer thermoelectric module.
3. The thermoelectric wafer chuck of claim 2 wherein said thermoelectric module defines a plurality of heating zones on said wafer support surface.
4. The thermoelectric wafer chuck of claim 1 wherein said thermoelectric module comprises a stacked thermoelectric module.
5. The thermoelectric wafer chuck of claim 4 wherein said thermoelectric module defines a plurality of heating zones on said wafer support surface.
6. The thermoelectric wafer chuck of claim 1 further comprising a chuck base and wherein said wafer support surface is carried by said chuck base.
7. The thermoelectric wafer chuck of claim 6 further comprising at least one fluid channel extending through said chuck base.
8. The thermoelectric wafer chuck of claim 7 wherein said at least one fluid channel extends through said chuck base in a single-loop configuration.
9. The thermoelectric wafer chuck of claim 7 wherein said at least one fluid channel extends through said chuck base in a multi-loop configuration.
10. A thermoelectric wafer chuck comprising:
a chuck base;
at least one coil-free fluid channel extending through said chuck base; and
a wafer support surface carried by said chuck base.
11. The thermoelectric wafer chuck of claim 10 wherein said at least one coil-free fluid channel extends through said chuck base in a single-loop configuration.
12. The coil-free thermoelectric wafer chuck of claim 10 wherein said at least one coil-free fluid channel extends through said chuck base in a multi-loop configuration.
13. The coil-free thermoelectric wafer chuck of claim 10 further comprising a thermoelectric module provided in said chuck base in thermal contact with said wafer support surface.
14. The coil-free thermoelectric wafer chuck of claim 13 wherein said thermoelectric module comprises a single-layer thermoelectric module.
15. The thermoelectric wafer chuck of claim 14 wherein said thermoelectric module defines a plurality of heating zones on said wafer support surface.
16. The thermoelectric wafer chuck of claim 13 wherein said thermoelectric module comprises a stacked thermoelectric module.
17. The thermoelectric wafer chuck of claim 16 wherein said thermoelectric module defines a plurality of heating zones on said wafer support surface.
18. A thermoelectric wafer chuck comprising:
a chuck base;
a wafer support plate having a wafer support surface for supporting a wafer carried by said chuck base;
a chuck interior defined between said chuck base and said wafer support plate; and
a thermoelectric module provided in said chuck interior in thermal contact with said wafer support surface.
19. The thermoelectric wafer chuck of claim 18 further comprising at least one fluid channel provided in said chuck base.
20. The thermoelectric wafer chuck of claim 19 wherein said at least one coolant channel extends through said chuck base in a single-loop configuration.
21. The thermoelectric wafer chuck of claim 19 wherein said at least one coolant channel extends through said chuck base in a multi-loop configuration.
22. The thermoelectric wafer chuck of claim 18 wherein said thermoelectric module comprises a single-layer thermoelectric module.
23. The thermoelectric wafer chuck of claim 22 wherein said thermoelectric module defines a plurality of heating zones on said wafer support surface.
24. The thermoelectric wafer chuck of claim 18 wherein said thermoelectric module comprises a stacked thermoelectric module.
25. The thermoelectric wafer chuck of claim 24 wherein said thermoelectric module defines a plurality of heating zones on said wafer support surface.
US11/119,218 2005-04-28 2005-04-28 Termoelectric heating and cooling apparatus for semiconductor processing Abandoned US20060242967A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US11/119,218 US20060242967A1 (en) 2005-04-28 2005-04-28 Termoelectric heating and cooling apparatus for semiconductor processing
TW095110400A TW200638506A (en) 2005-04-28 2006-03-24 Thermoelectric heating and cooling apparatus for semiconductor processing
JP2006122732A JP2006310862A (en) 2005-04-28 2006-04-26 Thermoelectric heating and cooling apparatus for processing semiconductor
CNA2006100781919A CN1855364A (en) 2005-04-28 2006-04-28 Termoelectric crystal round plate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/119,218 US20060242967A1 (en) 2005-04-28 2005-04-28 Termoelectric heating and cooling apparatus for semiconductor processing

Publications (1)

Publication Number Publication Date
US20060242967A1 true US20060242967A1 (en) 2006-11-02

Family

ID=37195422

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/119,218 Abandoned US20060242967A1 (en) 2005-04-28 2005-04-28 Termoelectric heating and cooling apparatus for semiconductor processing

Country Status (4)

Country Link
US (1) US20060242967A1 (en)
JP (1) JP2006310862A (en)
CN (1) CN1855364A (en)
TW (1) TW200638506A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7900373B2 (en) * 2002-04-15 2011-03-08 Ers Electronic Gmbh Method for conditioning semiconductor wafers and/or hybrids
US20110097495A1 (en) * 2009-09-03 2011-04-28 Universal Display Corporation Organic vapor jet printing with chiller plate
US8834155B2 (en) 2011-03-29 2014-09-16 Institute of Microelectronics, Chinese Academy of Sciences Wafer transfer apparatus and wafer transfer method
US20170005254A1 (en) * 2015-07-01 2017-01-05 Hyundai Motor Company Thermoelectric module assembly
US9679792B2 (en) 2012-10-25 2017-06-13 Noah Precision, Llc Temperature control system for electrostatic chucks and electrostatic chuck for same
US20170304849A1 (en) * 2016-04-26 2017-10-26 Applied Materials, Inc. Apparatus for controlling temperature uniformity of a showerhead
US10453775B1 (en) * 2015-06-10 2019-10-22 SA Photonics, Inc. Distributed thermoelectric cooling system

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080142068A1 (en) * 2006-12-18 2008-06-19 American Power Conversion Corporation Direct Thermoelectric chiller assembly
CN102719895A (en) * 2011-03-29 2012-10-10 中国科学院微电子研究所 Wafer conveying device and wafer conveying method
CN105597850B (en) * 2015-10-14 2017-07-07 华中科技大学 A kind of electrical heating objective table of use for laboratory
KR102147181B1 (en) * 2018-05-30 2020-08-25 주식회사 에프에스티 Temperature controlling device and Processing apparatus of semiconductor including the same
CN112240649A (en) * 2020-10-10 2021-01-19 蔚县中天电子股份合作公司 Thermoelectric refrigeration assembly
TWI755996B (en) * 2020-12-24 2022-02-21 天虹科技股份有限公司 Wafer holder for generating uniform temperature and thin film deposition device using the wafer holder

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3151008A (en) * 1960-09-23 1964-09-29 Sprague Electric Co Method of forming a p-nu junction
US5385022A (en) * 1993-09-09 1995-01-31 Kornblit; Levy Apparatus and method for deep thermoelectric refrigeration
US5430322A (en) * 1992-09-08 1995-07-04 Agency Of Industrial Science And Technology Thermoelectric element sheet in which thermoelectric semiconductors are mounted between films
US5802856A (en) * 1996-07-31 1998-09-08 Stanford University Multizone bake/chill thermal cycling module
US5966939A (en) * 1997-02-28 1999-10-19 Aisin Seiki Kabushiki Kaisha Multistage thermoelectric cooling device
US5983644A (en) * 1997-09-29 1999-11-16 Applied Materials, Inc. Integrated bake and chill plate
US6739138B2 (en) * 2001-11-26 2004-05-25 Innovations Inc. Thermoelectric modules and a heating and cooling apparatus incorporating same
US6745575B2 (en) * 2002-07-11 2004-06-08 Temptronic Corporation Workpiece chuck with temperature control assembly having spacers between layers providing clearance for thermoelectric modules
US20080016881A1 (en) * 2006-06-28 2008-01-24 Chris Steffensen Apparatus for heating and cooling at food serving stations

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3448737B2 (en) * 2000-05-25 2003-09-22 住友重機械工業株式会社 Wafer chuck cooling plate and wafer chuck
JP4442171B2 (en) * 2003-09-24 2010-03-31 東京エレクトロン株式会社 Heat treatment equipment

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3151008A (en) * 1960-09-23 1964-09-29 Sprague Electric Co Method of forming a p-nu junction
US5430322A (en) * 1992-09-08 1995-07-04 Agency Of Industrial Science And Technology Thermoelectric element sheet in which thermoelectric semiconductors are mounted between films
US5385022A (en) * 1993-09-09 1995-01-31 Kornblit; Levy Apparatus and method for deep thermoelectric refrigeration
US5802856A (en) * 1996-07-31 1998-09-08 Stanford University Multizone bake/chill thermal cycling module
US5966939A (en) * 1997-02-28 1999-10-19 Aisin Seiki Kabushiki Kaisha Multistage thermoelectric cooling device
US5983644A (en) * 1997-09-29 1999-11-16 Applied Materials, Inc. Integrated bake and chill plate
US6739138B2 (en) * 2001-11-26 2004-05-25 Innovations Inc. Thermoelectric modules and a heating and cooling apparatus incorporating same
US6745575B2 (en) * 2002-07-11 2004-06-08 Temptronic Corporation Workpiece chuck with temperature control assembly having spacers between layers providing clearance for thermoelectric modules
US20080016881A1 (en) * 2006-06-28 2008-01-24 Chris Steffensen Apparatus for heating and cooling at food serving stations

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7900373B2 (en) * 2002-04-15 2011-03-08 Ers Electronic Gmbh Method for conditioning semiconductor wafers and/or hybrids
US20110097495A1 (en) * 2009-09-03 2011-04-28 Universal Display Corporation Organic vapor jet printing with chiller plate
US8834155B2 (en) 2011-03-29 2014-09-16 Institute of Microelectronics, Chinese Academy of Sciences Wafer transfer apparatus and wafer transfer method
US9679792B2 (en) 2012-10-25 2017-06-13 Noah Precision, Llc Temperature control system for electrostatic chucks and electrostatic chuck for same
US10453775B1 (en) * 2015-06-10 2019-10-22 SA Photonics, Inc. Distributed thermoelectric cooling system
US20170005254A1 (en) * 2015-07-01 2017-01-05 Hyundai Motor Company Thermoelectric module assembly
CN106328800A (en) * 2015-07-01 2017-01-11 现代自动车株式会社 Thermoelectric module assembly
US20170304849A1 (en) * 2016-04-26 2017-10-26 Applied Materials, Inc. Apparatus for controlling temperature uniformity of a showerhead
US10780447B2 (en) * 2016-04-26 2020-09-22 Applied Materials, Inc. Apparatus for controlling temperature uniformity of a showerhead

Also Published As

Publication number Publication date
CN1855364A (en) 2006-11-01
JP2006310862A (en) 2006-11-09
TW200638506A (en) 2006-11-01

Similar Documents

Publication Publication Date Title
US20060242967A1 (en) Termoelectric heating and cooling apparatus for semiconductor processing
US10879053B2 (en) Temperature controlled substrate support assembly
TWI815810B (en) Showerhead assembly, processing chamber and method for temperature controlling
US8910591B2 (en) Apparatus and methods for capacitively coupled plasma vapor processing of semiconductor wafers
US20120074126A1 (en) Wafer profile modification through hot/cold temperature zones on pedestal for semiconductor manufacturing equipment
US8303716B2 (en) High throughput processing system for chemical treatment and thermal treatment and method of operating
JP2000508119A (en) Semiconductor substrate holder with temperature control
JP2012209574A (en) Processing system and method for chemical treatment of substrate
KR20010051530A (en) Apparatus for controlling temperature in a semiconductor processing system
JPH09205080A (en) Wafer temperature controller for single wafer processing system
US11569099B2 (en) Wafer cooling system
KR20090062384A (en) Apparatus for testing an object
US8623173B2 (en) Substrate processing apparatus having electrode member
US8323410B2 (en) High throughput chemical treatment system and method of operating
WO2010014384A1 (en) High throughput processing system for chemical treatment and thermal treatment and method of operating
US6508062B2 (en) Thermal exchanger for a wafer chuck
KR100920399B1 (en) cooling block and substrate processing apparatus including the cooling block
JP4246416B2 (en) Rapid heat treatment equipment
KR100776283B1 (en) Ashing process facility and method
KR100459944B1 (en) Solid Temperature Control Board Support
TW202413710A (en) Substrate temperature control with integrated thermoelectric cooling system
KR100420226B1 (en) Electrostatic chuck for a plasma process apparatus
JP2001267250A (en) Device for producing semiconductor
KR20040076121A (en) Semiconductor manufacture equipment

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD., TAIWA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, YU-LIANG;LIN, CHIN-HSIEN;HWANG, JERRY;REEL/FRAME:017294/0113

Effective date: 20050309

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION