US20060197233A1 - Die attach material for TBGA or flexible circuitry - Google Patents
Die attach material for TBGA or flexible circuitry Download PDFInfo
- Publication number
- US20060197233A1 US20060197233A1 US11/415,697 US41569706A US2006197233A1 US 20060197233 A1 US20060197233 A1 US 20060197233A1 US 41569706 A US41569706 A US 41569706A US 2006197233 A1 US2006197233 A1 US 2006197233A1
- Authority
- US
- United States
- Prior art keywords
- die
- package
- chip
- tape
- solder balls
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02123—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
- H01L2224/02125—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02335—Free-standing redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83856—Pre-cured adhesive, i.e. B-stage adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/842—Applying energy for connecting
- H01L2224/84201—Compression bonding
- H01L2224/84205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/842—Applying energy for connecting
- H01L2224/84201—Compression bonding
- H01L2224/84205—Ultrasonic bonding
- H01L2224/84207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Abstract
An attachment material is provided between the die and the solder balls of a TBGA or other flexible circuitry package that is sufficiently compliant to absorb pressure between the two, so as not to apply stress to the solder balls. The attachment material is also sufficiently rigid, with a low coefficient of thermal expansion (CTE), so that the material does not excessively expand and contract during thermal cycling relative to the die. More preferably, the attachment material has a CTE close to that of the die to prevent breakage of the tape at the junction between the tape and the die.
Description
- This application is a continuation application of pending U.S. application Ser. No. 11/320,283, entitled “DIE ATTACH MATERIAL FOR TBGA OR FLEXIBLE CIRCUITRY,” filed Dec. 28, 2005, which is a divisional application of U.S. application Ser. No. 09/471,071, now U.S. Pat. No. 7,019,410, entitled “DIE ATTACH MATERIAL FOR TBGA OR FLEXIBLE CIRCUITRY,” filed Dec. 21, 1999, the entirety of each of which is hereby incorporated by reference herein and made part of this specification.
- 1. Field of the Invention
- The present invention relates to integrated circuit packages, and more particularly, to a die attach material for a Tape Ball Grid Array (TBGA) or other flexible circuitry package.
- 2. Description of the Related Art
- In the last few decades, the electronics industry has literally transformed the world. Electronic products are used by, or affect the daily lives of, a large segment of the world's population. For example, telephones, television, radios, Personal Computers (PCs), laptop PCs, palmtop PCs, PCs with built-in portable phones, cellular phones, wireless phones, pagers, modems and video camcorders, are just a few of the electronic products that have been developed in recent years and which have been made smaller and more compact, while providing more and/or enhanced functions than ever before. The integrated circuit (IC) chip, and the more efficient packaging of the IC chip, has played a key role in the success of these products.
- The IC chip is not an isolated island. It must communicate with other chips in a circuit through an Input/Output (I/O) system of interconnects. Moreover, the IC chip and its embedded circuitry are delicate, and must therefore be protected in a package that can both carry and protect it. As a result, the major functions of the IC package are: (1) to provide a path for the electrical current that powers the circuits on the chip; (2) to distribute the signals on to and off of the chip; (3) to remove the heat generated by the circuit; and (4) to support and protect the chip from hostile environments.
- As ICs become more complex, and printed circuit boards become more crowded, IC packages continually need more leads or pins while their footprints consume smaller and smaller areas. In an effort to meet these demands, developers created the ball grid array (BGA) package.
- A typical BGA package includes an IC affixed to a flexible polyimide tape. A very thin conductor or wire bond connects a pad on the IC to a conductive trace on the polyimide tape. The conductive trace is routed to a solder ball. The solder ball is one of an array of solder balls that connect to the opposite side of the polyimide tape and protrude from the bottom of the BGA package. These solder balls interconnect with an array of pads located on a substrate, such as a printed circuit board. Accordingly, the typical BGA package electrically connects each pad on an IC to a pad on a printed circuit board.
- A variation of the BGA package that has been introduced recently is the Area Tape Automated Bonding (ATAB) Ball Grid Array (BGA) package, or more commonly referred to as simply the Tape Ball Grid Array (TBGA) package. The TBGA package advantageously provides high lead counts, as well as a thin, lightweight, high electrical and thermal performance, and a BGA surface mount. The conventional TBGA package consists of a tape sandwiched between a polyimide dielectric. At least one layer of the tape is formed into traces or conductors that interconnect a chip to a printed circuit board (PCB). See John H. Lau (Ed.), Ball Grid Array Technology, Chapter 14, “Area Tape Automated Bonding Ball Grid Array Technology” (McGraw-Hill, 1995), incorporated herein by reference.
- Provided between the chip and solder ball array in many IC packages such as the TBGA package described above is an elastomer compliant layer. Such a layer is found, for instance, in Tessera's Micro Ball Grid Array (μBGA) package. See John H. Lau (Ed.), Ball Grid Array Technology, Chapter 1, “A Brief Introduction to Ball Grid Array Technologies” (McGraw-Hill, 1995), incorporated herein by reference. The elastomer layer is provided between the die and the solder balls to absorb pressure between the two, especially during mounting. The compliant die attach interface thus applies less stress to the solder balls to resist cracking. This compliant layer desirably has a super low modulus and large coefficient of thermal expansion (CTE). For instance, a compliant elastomer layer having a modulus of less than 10 ksi and a coefficient of thermal expansion (CTE) of greater than 200 ppm/° C. has been used. Other compliant layers having a modulus in the range of 0.5 and 10 ksi and a CTE in the range of 200 to 400 ppm/° C. have also been used.
- One drawback of this design is that it induces a fatal failure mode. Because of the elastomer layer's high CTE and compliance, as compared to the die, during thermal exposure the elastomer expands and shrinks more rapidly than the die. This creates stress on the conductive leads connecting the solder ball array to the die, especially at the pads connecting the die to the leads, and causes breakage of the leads from the die. This failure mode is known as the heel break. The loss of electrical connection between the IC pads and the conductive traces results in lower yield rates and increases the overall cost of package manufacture.
- One aspect of the present invention is directed to minimizing or eliminating the heel break problem that occurs in integrated circuit packages. An attachment material is provided between the die and the solder balls of the integrated circuit package that is sufficiently compliant to absorb pressure between the two, so as not to apply stress to the solder balls. The attachment material is also sufficiently rigid, with a low coefficient of thermal expansion (CTE), so that the material does not excessively expand and contract during thermal cycling relative to the die. More preferably, the attachment material has a CTE close to that of the die to prevent breakage of the tape at the junction between the tape and the die.
- In one embodiment of the present invention, an adhesive layer is provided for use in an integrated circuit package for attaching a die to a solder ball array. The adhesive layer has a modulus of elasticity less than about 126 ksi at room temperature, and a coefficient of thermal expansion (CTE) of less than about 200 ppm/° C.
- In another embodiment of the present invention, an integrated circuit package is provided, comprising a die, a die attach layer over the die, and an array of solder balls over the die attach layer. The die attach layer has a coefficient of thermal expansion of less than about 106 ppm/° C. The die attach layer in another embodiment also has a modulus of elasticity of less than about 126 ksi.
- In another embodiment of the present invention, a first level integrated circuit package comprises a chip, an array of solder balls for connecting the first level package to a second level package, an adhesive layer between the chip and the array of solder balls, and a flexible tape connecting the array to the chip. The adhesive layer has a coefficient of thermal expansion of less than about 200 ppm/° C., more preferably less than about 150 ppm/° C., and even more preferably less than about 100 ppm/° C. In another embodiment, the adhesive layer also has a modulus of elasticity of greater than about 10 ksi and less than about 126 ksi.
- In another embodiment of the present invention, a method of preventing breakage of a flexible tape bonded to a chip and connected to an array of solder balls is provided. The method comprises providing a compliant material between the chip and array of solder balls, the material having a coefficient of thermal expansion of less than about 106 ppm/° C. and a modulus of elasticity of less than about 126 ksi.
- In another embodiment of the present invention, an integrated circuit package is provided comprising a substrate, more preferably a flexible substrate such as polyimide, and a chip. A plurality of conductive terminals such as an array of solder balls is provided on the substrate. A plurality of conductive leads electrically connects the conductive terminals to the chip. A compliant material between the chip and the substrate absorbs stress therebetween. The compliant material has a modulus of elasticity of less than about 126 ksi at room temperature and a coefficient of thermal expansion of less than about 200 ppm/° C.
-
FIG. 1A shows a bottom view of a face-down, fan-in package employing an expansion lead, according to one embodiment of the present invention. -
FIG. 1B shows a fragmentary cross-sectional view of a face-down, fan-in package employing an expansion lead, according to one embodiment of the present invention. -
FIG. 1C shows a fragmentary cross-sectional view of a face-down, fan-in package employing an expansion lead having the leads on the second surface of the substrate, according to one embodiment of the present invention. -
FIG. 1D shows a fragmentary cross-sectional view of a face-down, fan-in package employing an expansion lead wherein a compliant layer is disposed between the face surface of the chip and the first surface of the substrate, according to one embodiment of the present invention. -
FIG. 2 is a perspective view of a μBGA package. -
FIG. 3 is a cross-sectional view of an adhesive layer joining a die to an array of solder balls according to one preferred embodiment of the present invention. -
FIG. 4 is a cross-sectional view of a first level package being attached to a second level package. -
FIG. 5 is a cross-sectional view of the first level package ofFIG. 4 , shown without the first level package case. - The embodiments described herein particularly relate to a die attach material provided between a die and a solder ball array for a μBGA package. However, it will be appreciated that the principles of the present invention pertain not only to μBGA technology, but also to other BGA, TBGA or flexible circuitry and other integrated circuit packaging where wire bonds or TAB bonds are used.
- As described in greater detail below, the preferred die attach material has a low coefficient of thermal expansion to more closely resemble the coefficient of thermal expansion of the die. This prevents the material from excessively expanding and contracting during thermal cycling relative to the die, thereby reducing the amount of stress placed on the leads connecting the solder ball array to the die. The die attach material is also preferably sufficiently rigid to further resist excessive movement relative to the die and the solder ball array, while having a low modulus of elasticity in order to absorb pressure between the die and the solder ball array.
-
FIGS. 1A and 1B show a face view and a fragmentary cross-sectional view, respectively, of achip 10 having a plurality ofchip contacts 20 on a contact bearing surface. A sheet-like dielectricchip carrier substrate 30 overlies and is typically centrally located on the contact bearing surface of thechip 10 so that thechip contacts 20 are exposed. Thesubstrate 30 may merely overlie the contact bearing surface of thechip 10; however, typically, the substrate is adhesively attached to the chip surface using a thin layer ofadhesive material 80, as shown inFIG. 1B . - The
substrate 30 may be comprised of a rigid or flexible material. Preferably, the substrate is comprised of a sheet of polyimide having a thickness approximately between 25 and 100 microns. The first surface of thesubstrate 30 has a plurality ofconductive terminals 40 thereon. Each of theterminals 40 is electrically connected to achip contact 20 through conductive leads 50 extending along the opposite side of the substrate and connected to theleads 50 throughconductive vias 70. Alternately, the substrate could simply be removed so that solder ball terminals could be placed directly onto the ends of theleads 50 without the need of theconductive vias 70. - Each
lead 50 has anexpansion section 55 extending from an edge of thesubstrate 30. The expansion sections are each bonded to achip contact 20, typically using conventional ultrasonic or thermosonic bonding apparatus. Eachexpansion section 55 is laterally curved substantially parallel to the plane of thesubstrate 30 prior to the bonding operation. Preferably, theexpansion sections 55 laterally curve at least twice in opposite directions (substantially “s” shaped) and may be curved more than twice. The leads 50 may further be detachably connected to a supporting structure prior to bonding as disclosed in U.S. Pat. Nos. 5,489,749 and 5,536,909 which are hereby incorporated by reference in their entirety. - Typically, the
expansion sections 55 of the leads are encapsulated by a suitable encapsulant, such as silicone or epoxy, to protect them from contamination and damage. During operation of the packaged chip, the terminals are attached to a printed circuit board and the laterally curved shape of theexpansion sections 55 of theleads 50 helps to compensate for the expansion and contraction of the chip during thermal cycling by having the ability to independently flex and bend. Theaforementioned encapsulant 60 supports theexpansion sections 55 of theleads 50 as they flex and bend and further helps to spread the forces acting on the leads. Further, a solder mask or coverlay may be placed over the exposed surface of thesubstrate 30 after the bonding and encapsulation steps such that only the terminals are exposed. -
FIG. 1C shows a fragmentary cross-sectional view of an alternate embodiment in which the leads 50 are located on the same side as theterminals 40; thus, not requiring the conductive vias 70 (shown inFIG. 1B ). A solder mask/coverlay is also used in the embodiment shown inFIG. 1C because the leads 50 and theterminals 40 are on the same side of thesubstrate 30. The solder mask/coverlay provides a dielectric coating ensuring that the solder connecting the terminals to contacts on the printed circuit board does not wick down the leads or short to other soldered terminals. -
FIG. 1D shows a fragmentary cross-sectional view of an alternate embodiment in which the thin layer of adhesive fromFIG. 1B has been replaced with a thicker layer ofcompliant material 80′ to give added compensation for thermal mismatch, as disclosed in U.S. Pat. Nos. 5,148,265 and 5,148,266 which are hereby incorporated by reference in their entirety. Thecompliant material 80′ is typically about 50 to 200 microns thick and is comprised of either a thermoset or a thermoplastic material. The structure shown inFIG. 1D also allows theexpansion sections 55 of theleads 50 to be shaped by the bonding operation so that they are curved in a direction perpendicular to the lateral curve of the leads 50. As stated above, these laterally and vertically curved leads are typically supported by theencapsulant 60 so as to spread the forces acting upon them during thermal cycling of the operational package. Further details regarding these and other embodiments are disclosed in U.S. Pat. No. 5,821,608, the entirety of which is hereby incorporated by reference. -
FIG. 2 illustrates one embodiment of the present invention in which afirst level package 8 is provided, wherein like components are numbered in accordance withFIGS. 1A-1D above. In the IC packaging industry, it is common to refer to the placement of the IC chip within a suitable package as “1st level” packaging. The placement or mounting of the IC package on a suitable printed circuit board (PCB) or other substrate, is referred to as “2nd level” packaging. The interconnection of the various PCBs or other carriers within an electronic system, e.g., through use of a motherboard, is referred to as “3rd level” packaging. - The
package 8 is preferably a ball grid array (BGA) package having a plurality ofsolder balls 40 that interconnects the package to a printed circuit board (seeFIGS. 4 and 5 ). More preferably, theBGA package 8 is a TBGA package, and is even more preferably a μBGA package. As shown inFIG. 2 , in thispackage 8, a die orchip 10 is prepared for bonding with a second level package. As shown inFIG. 4 , the integrated circuit die 10 of the BGA package is mounted to a printedcircuit board 82 throughsolder pads 88 and enclosed by a rigid housing orlid 84, typically constructed from a molded plastic material, andencapsulant 60.FIG. 5 illustrates an alternative embodiment of the μBGA package without apackage case 84. - The die 10 will be understood by one of ordinary skill in the art to be any integrated circuit. For example, the die 10 can be from a wide range of integrated circuit products, such as: microprocessors, co-processors, digital signal processors, graphics processors, microcontrollers, memory devices, reprogrammable devices, programmable logic devices, and logic arrays.
- A die attach
material 80′ is provided over the die 10, and asolder ball array 40 is provided over the die attach material that serves to make the connection to the next-level package. Thesolder balls 40 are preferably relatively flexible and can thus compensate for any lack of flatness in the printed circuit board or package. Additionally, the solder balls are assembled in an array, and thus provide a relatively high throughput. In one preferred embodiment, the solder balls are made of a SnPb eutectic material such as Sn63Pb37 and have a diameter of about 0.3 to 0.5 mm. The bump pitch on the tape can be as small as about 0.25 to 1 mm, and is more preferably about 0.5 mm. -
Tape 50′ extends over the die attach material forming a connection with thesolder ball array 40. TAB leads 55′ extend from thetape 50′ to form a connection with the die 10 atdie pads 20. Thetape 50′ preferably comprises a conductive material such as copper for connecting adie pad 20 to asolder ball 40, and a polyimide material to connect the solder balls. Thetape 50′ preferably has a thickness of about 50 μm. -
FIG. 3 illustrates in cross-section a close-up view of thefirst level package 8 ofFIG. 2 . Leads 55′ are preferably ultrasonically bonded to the die 10 at die pads 20 (not shown). The point where the leads 55′ contact thedie 10 is theheel 86. - The
die attachment layer 80′ can be made from an epoxy modified with elastomeric material used to prevent breakage of theleads 55′ from the die 10 at the heel 86 (the heel break). The thickness of the layer is preferably about 3 to 9 mils, more preferably about 5 to 7 mils. In one embodiment, the die attachment layer has a modulus of elasticity of about 126 ksi at room temperature. This die attachment layer preferably has a glass transition temperature Tg of about 42° C., a coefficient of thermal expansion (CTE) of about 106 ppm/° C. or less below Tg, and a CTE of about 234 ppm/° C. above Tg. Such a material is available from Ablestik Lab of Rancho Dominguez, Calif., No. RP 559-2A. - It will be appreciated that in accordance with the embodiments of the present invention, the modulus may be chosen to be greater to obtain a more rigid material, or less to obtain a more compliant material, depending on the desired properties of the package. It will also be appreciated that an attachment layer formed of different materials, with different dimensions and having different properties, may be used in accordance with the preferred embodiments of the present invention.
- For instance, the die attach
layer 80′ is designed to have a low CTE in order to minimize the amount of expansion and contraction of the layer, especially relative to the die 10 and thetape 50′, thereby preserving the connection between the die 10 and theleads 55′ at theheel 86. This is important because thepackage 8 may undergo temperature cycling, for example, between −55 and 125° C., for up to 1000 cycles or more. - In one embodiment, the die or
chip 10 has a CTE of about 3 ppm/° C. and thetape 50′ has a CTE of about 20 ppm/° C. The CTE of thetape 50′ is the “effective CTE” of the combined layers forming the tape. Thus, as compared to the prior art, it has been discovered that a die attachlayer 80′ with a CTE closer to that of the die and the tape is desirable, preferably less than 200 ppm/° C., more preferably less than 150 ppm/° C. In the embodiment described above, it has been found that a CTE of less than about 100 ppm/° C. is sufficient to alleviate the heel break problem. The reduced movement of the die attachlayer 80′ because of the low coefficient of thermal expansion reduces the risk of breakage of theleads 55′ at theheel 86. - While the die attach layer preferably has a low coefficient of thermal expansion, the present inventors have found that the layer should still be sufficiently compliant to absorb stresses between the die 10 and the
solder balls 40. However, as compared to the prior art, in one embodiment, the modulus of elasticity of the die attachlayer 80′ is selected to be higher than that of previous die attach layers. Thus, wherein some prior art die attach layers have a modulus of less than 10 ksi, one embodiment of the present invention provides a die attach layer with a modulus of greater than about 10 ksi, more preferably greater than about 50 ksi, even more preferably greater than about 100 ksi, and in one embodiment, up to about 126 ksi. The higher modulus provides improved resistance to movement in the die attach layer, thereby decreasing the amount of stress concentrated at theheel 86. At the same time, the modulus of thelayer 80′ is still sufficiently compliant to reduce the amount of stress applied to thesolder balls 40. - It will be appreciated that the die attach materials described herein may be used not only in μBGA packages, but also in other integrated circuit packages as well. Other types of integrated circuit package applications as would be known by one of skill in the art include, but are not limited to, any package using a flexible substrate. Examples include Chip-on-flex, Micron Tape BGA (MTBGA), D2BGA and BOCBGA with flexible substrates.
- In general, the die attach material described by the preferred embodiments above advantageously is a sufficiently compliant material to absorb the pressure between an integrated circuit die and the solder balls of the integrated circuit package. At the same time, the attachment material is also sufficiently rigid, with a low coefficient of thermal expansion (CTE), so that the material does not excessively expand and contract during thermal cycling relative to the die. More preferably, the low CTE of the die attach material alleviates the heel break problem of the tape in a BGA package at the junction between the tape and the die.
- The embodiments illustrated and described above are provided merely as examples of certain preferred embodiments of the present invention. Various changes and modifications can be made from the embodiments presented herein by those skilled in the art without departure from the spirit and scope of the invention, as defined by the appended claims.
Claims (11)
1. A method of preventing breakage of a flexible tape bonded to a chip and connected to an array of solder balls, comprising:
providing a compliant material between the chip and array of solder balls, the material having a coefficient of thermal expansion of less than about 200 ppm/° C. and a modulus of elasticity greater than about 100 ksi.
2. The method of claim 1 , wherein the modulus of elasticity is less than about 126 ksi.
3. The method of claim 1 , wherein the coefficient of thermal expansion is less than about 150 ppm/° C.
4. The method of claim 3 , wherein the modulus of elasticity is less than about 126 ksi.
5. The method of claim 3 , wherein the coefficient of thermal expansion is less than about 106 ppm/° C.
6. The method of claim 5 , wherein the modulus of elasticity is less than about 126 ksi.
7. The method of claim 5 , wherein the coefficient of thermal expansion is less than about 100 ppm/° C.
8. The method of claim 7 , wherein the modulus of elasticity is less than about 126 ksi.
9. A method of preventing breakage of a flexible tape bonded to a chip and connected to an array of solder balls, comprising:
providing a compliant material between the chip and array of solder balls, the material having a coefficient of thermal expansion of less than about 100 ppm/° C. and a modulus of elasticity greater than about 10 ksi.
10. The method of claim 9 , wherein the modulus of elasticity is greater than about 50 ksi.
11. The method of claim 9 , wherein the modulus of elasticity is greater than about 100 ksi.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/415,697 US20060197233A1 (en) | 1999-12-21 | 2006-05-02 | Die attach material for TBGA or flexible circuitry |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/471,071 US7019410B1 (en) | 1999-12-21 | 1999-12-21 | Die attach material for TBGA or flexible circuitry |
US11/320,283 US20060103032A1 (en) | 1999-12-21 | 2005-12-28 | Die attach material for TBGA or flexible circuitry |
US11/415,697 US20060197233A1 (en) | 1999-12-21 | 2006-05-02 | Die attach material for TBGA or flexible circuitry |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/320,283 Continuation US20060103032A1 (en) | 1999-12-21 | 2005-12-28 | Die attach material for TBGA or flexible circuitry |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060197233A1 true US20060197233A1 (en) | 2006-09-07 |
Family
ID=36084612
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/471,071 Expired - Fee Related US7019410B1 (en) | 1999-12-21 | 1999-12-21 | Die attach material for TBGA or flexible circuitry |
US11/320,283 Abandoned US20060103032A1 (en) | 1999-12-21 | 2005-12-28 | Die attach material for TBGA or flexible circuitry |
US11/415,697 Abandoned US20060197233A1 (en) | 1999-12-21 | 2006-05-02 | Die attach material for TBGA or flexible circuitry |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/471,071 Expired - Fee Related US7019410B1 (en) | 1999-12-21 | 1999-12-21 | Die attach material for TBGA or flexible circuitry |
US11/320,283 Abandoned US20060103032A1 (en) | 1999-12-21 | 2005-12-28 | Die attach material for TBGA or flexible circuitry |
Country Status (1)
Country | Link |
---|---|
US (3) | US7019410B1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7019410B1 (en) * | 1999-12-21 | 2006-03-28 | Micron Technology, Inc. | Die attach material for TBGA or flexible circuitry |
WO2006101274A1 (en) * | 2005-03-25 | 2006-09-28 | Fujifilm Corporation | Method of manufacturing solid state imaging device |
US7719121B2 (en) * | 2006-10-17 | 2010-05-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
GB2464549B (en) * | 2008-10-22 | 2013-03-27 | Cambridge Silicon Radio Ltd | Improved wafer level chip scale packaging |
Citations (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4816426A (en) * | 1987-02-19 | 1989-03-28 | Olin Corporation | Process for manufacturing plastic pin grid arrays and the product produced thereby |
US5030816A (en) * | 1989-08-07 | 1991-07-09 | United Technologies Automotive Inc. | Weldable sealant containing electrically conductive fibers |
US5045921A (en) * | 1989-12-26 | 1991-09-03 | Motorola, Inc. | Pad array carrier IC device using flexible tape |
US5148265A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
US5148266A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
US5157061A (en) * | 1988-04-05 | 1992-10-20 | Mitsubishi Denki Kabushiki Kaisha | Epoxy resin containing an epoxy resin-modified silicone oil flexibilizer |
US5166228A (en) * | 1990-08-14 | 1992-11-24 | Shin-Etsu Chemical Co., Ltd. | Epoxy resin compositions containing polysubstituted novolac epoxy resins and naphthylene based phenolic resin curing agents and semiconductor devices encapsulated therewith |
US5196500A (en) * | 1990-12-17 | 1993-03-23 | E. I. Du Pont De Nemours And Company | Tetrapolyimide film containing benzophenone tetracarboxylic dianhydride |
US5216278A (en) * | 1990-12-04 | 1993-06-01 | Motorola, Inc. | Semiconductor device having a pad array carrier package |
US5248853A (en) * | 1991-11-14 | 1993-09-28 | Nippondenso Co., Ltd. | Semiconductor element-mounting printed board |
US5340851A (en) * | 1992-02-13 | 1994-08-23 | Shin-Etsu Chemical Company, Ltd. | Thermosetting resin compositions |
US5536909A (en) * | 1992-07-24 | 1996-07-16 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
US5650918A (en) * | 1993-11-25 | 1997-07-22 | Nec Corporation | Semiconductor device capable of preventing occurrence of a shearing stress |
US5659952A (en) * | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US5667884A (en) * | 1993-04-12 | 1997-09-16 | Bolger; Justin C. | Area bonding conductive adhesive preforms |
US5677566A (en) * | 1995-05-08 | 1997-10-14 | Micron Technology, Inc. | Semiconductor chip package |
US5686541A (en) * | 1995-11-14 | 1997-11-11 | National Science Council | Modification of epoxy resins with urethane prepolymer for electronic encapsulation |
US5707730A (en) * | 1993-12-20 | 1998-01-13 | Tomoegawa Paper Co. Ltd. | Adhesive for semiconductor device and reinforcing material using the same |
US5817540A (en) * | 1996-09-20 | 1998-10-06 | Micron Technology, Inc. | Method of fabricating flip-chip on leads devices and resulting assemblies |
US5821456A (en) * | 1996-05-01 | 1998-10-13 | Motorola, Inc. | Microelectronic assembly including a decomposable encapsulant, and method for forming and reworking same |
US5821609A (en) * | 1995-03-21 | 1998-10-13 | Tessera, Inc. | Semiconductor connection component with frangible lead sections |
US5821608A (en) * | 1995-09-08 | 1998-10-13 | Tessera, Inc. | Laterally situated stress/strain relieving lead for a semiconductor chip package |
US5859475A (en) * | 1996-04-24 | 1999-01-12 | Amkor Technology, Inc. | Carrier strip and molded flex circuit ball grid array |
US5879965A (en) * | 1997-06-19 | 1999-03-09 | Micron Technology, Inc. | Plastic lead frames for semiconductor devices, packages including same, and methods of fabrication |
US5999413A (en) * | 1997-01-20 | 1999-12-07 | Oki Electric Industry Co., Ltd. | Resin sealing type semiconductor device |
US6012224A (en) * | 1994-07-07 | 2000-01-11 | Tessera, Inc. | Method of forming compliant microelectronic mounting device |
US6049038A (en) * | 1997-08-01 | 2000-04-11 | Nec Corporation | Flip-chip resin sealing structure and resin sealing method |
US6049128A (en) * | 1996-03-19 | 2000-04-11 | Hitachi, Ltd. | Semiconductor device |
US6114761A (en) * | 1998-01-20 | 2000-09-05 | Lsi Logic Corporation | Thermally-enhanced flip chip IC package with extruded heatspreader |
US6127724A (en) * | 1996-10-31 | 2000-10-03 | Tessera, Inc. | Packaged microelectronic elements with enhanced thermal conduction |
US6131278A (en) * | 1995-01-25 | 2000-10-17 | International Business Machines Corporation | Metal substrate having an IC chip and carrier mounting |
US6211572B1 (en) * | 1995-10-31 | 2001-04-03 | Tessera, Inc. | Semiconductor chip package with fan-in leads |
US6214904B1 (en) * | 1997-01-23 | 2001-04-10 | Toray Industries, Inc. | Epoxy resin composition to seal semiconductors and resin-sealed semiconductor device |
US6235842B1 (en) * | 1996-10-08 | 2001-05-22 | Hitachi Chemical Company, Ltd. | Phase-separated carboxyl group-containing elastomer modified phoenoxy resin optionally with epoxy resin |
US6239489B1 (en) * | 1999-07-30 | 2001-05-29 | Micron Technology, Inc. | Reinforcement of lead bonding in microelectronics packages |
US6239366B1 (en) * | 1999-01-28 | 2001-05-29 | United Microelectronics Corp. | Face-to-face multi-chip package |
US6239367B1 (en) * | 1999-01-29 | 2001-05-29 | United Microelectronics Corp. | Multi-chip chip scale package |
US6251211B1 (en) * | 1998-07-22 | 2001-06-26 | Micron Technology, Inc. | Circuitry interconnection method |
US6265782B1 (en) * | 1996-10-08 | 2001-07-24 | Hitachi Chemical Co., Ltd. | Semiconductor device, semiconductor chip mounting substrate, methods of manufacturing the device and substrate, adhesive, and adhesive double coated film |
US6309915B1 (en) * | 1998-02-05 | 2001-10-30 | Tessera, Inc. | Semiconductor chip package with expander ring and method of making same |
US6316822B1 (en) * | 1998-09-16 | 2001-11-13 | Texas Instruments Incorporated | Multichip assembly semiconductor |
US6468830B1 (en) * | 1998-01-26 | 2002-10-22 | Tessera, Inc. | Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor |
US6521480B1 (en) * | 1994-09-20 | 2003-02-18 | Tessera, Inc. | Method for making a semiconductor chip package |
US6576984B2 (en) * | 1997-12-19 | 2003-06-10 | Sony Corporation | Semiconductor apparatus and electronic system |
US6746896B1 (en) * | 1999-08-28 | 2004-06-08 | Georgia Tech Research Corp. | Process and material for low-cost flip-chip solder interconnect structures |
US6770981B2 (en) * | 2000-08-31 | 2004-08-03 | Micron Technology, Inc. | Composite interposer for BGA packages |
US6847101B2 (en) * | 1995-10-31 | 2005-01-25 | Tessera, Inc. | Microelectronic package having a compliant layer with bumped protrusions |
US6856011B2 (en) * | 1999-05-20 | 2005-02-15 | Hynix Semiconductor Inc. | Semiconductor chip package and method of fabricating same |
US7019410B1 (en) * | 1999-12-21 | 2006-03-28 | Micron Technology, Inc. | Die attach material for TBGA or flexible circuitry |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0639563B2 (en) * | 1989-12-15 | 1994-05-25 | 株式会社日立製作所 | Manufacturing method of semiconductor device |
JP2843315B1 (en) * | 1997-07-11 | 1999-01-06 | 株式会社日立製作所 | Semiconductor device and manufacturing method thereof |
US5912282A (en) * | 1996-12-16 | 1999-06-15 | Shell Oil Company | Die attach adhesive compositions |
KR20020078839A (en) * | 2001-04-10 | 2002-10-19 | (주)새한마이크로닉스 | Insulating adhesive tape for semiconductor chip package having copper lead frame |
-
1999
- 1999-12-21 US US09/471,071 patent/US7019410B1/en not_active Expired - Fee Related
-
2005
- 2005-12-28 US US11/320,283 patent/US20060103032A1/en not_active Abandoned
-
2006
- 2006-05-02 US US11/415,697 patent/US20060197233A1/en not_active Abandoned
Patent Citations (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4816426A (en) * | 1987-02-19 | 1989-03-28 | Olin Corporation | Process for manufacturing plastic pin grid arrays and the product produced thereby |
US5157061A (en) * | 1988-04-05 | 1992-10-20 | Mitsubishi Denki Kabushiki Kaisha | Epoxy resin containing an epoxy resin-modified silicone oil flexibilizer |
US5030816A (en) * | 1989-08-07 | 1991-07-09 | United Technologies Automotive Inc. | Weldable sealant containing electrically conductive fibers |
US5045921A (en) * | 1989-12-26 | 1991-09-03 | Motorola, Inc. | Pad array carrier IC device using flexible tape |
US5166228A (en) * | 1990-08-14 | 1992-11-24 | Shin-Etsu Chemical Co., Ltd. | Epoxy resin compositions containing polysubstituted novolac epoxy resins and naphthylene based phenolic resin curing agents and semiconductor devices encapsulated therewith |
US5347159A (en) * | 1990-09-24 | 1994-09-13 | Tessera, Inc. | Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate |
US5148265A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
US5148266A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
US5216278A (en) * | 1990-12-04 | 1993-06-01 | Motorola, Inc. | Semiconductor device having a pad array carrier package |
US5196500A (en) * | 1990-12-17 | 1993-03-23 | E. I. Du Pont De Nemours And Company | Tetrapolyimide film containing benzophenone tetracarboxylic dianhydride |
US5248853A (en) * | 1991-11-14 | 1993-09-28 | Nippondenso Co., Ltd. | Semiconductor element-mounting printed board |
US5340851A (en) * | 1992-02-13 | 1994-08-23 | Shin-Etsu Chemical Company, Ltd. | Thermosetting resin compositions |
US5536909A (en) * | 1992-07-24 | 1996-07-16 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
US5667884A (en) * | 1993-04-12 | 1997-09-16 | Bolger; Justin C. | Area bonding conductive adhesive preforms |
US5650918A (en) * | 1993-11-25 | 1997-07-22 | Nec Corporation | Semiconductor device capable of preventing occurrence of a shearing stress |
US5707730A (en) * | 1993-12-20 | 1998-01-13 | Tomoegawa Paper Co. Ltd. | Adhesive for semiconductor device and reinforcing material using the same |
US6012224A (en) * | 1994-07-07 | 2000-01-11 | Tessera, Inc. | Method of forming compliant microelectronic mounting device |
US5659952A (en) * | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US6521480B1 (en) * | 1994-09-20 | 2003-02-18 | Tessera, Inc. | Method for making a semiconductor chip package |
US6131278A (en) * | 1995-01-25 | 2000-10-17 | International Business Machines Corporation | Metal substrate having an IC chip and carrier mounting |
US5821609A (en) * | 1995-03-21 | 1998-10-13 | Tessera, Inc. | Semiconductor connection component with frangible lead sections |
US5677566A (en) * | 1995-05-08 | 1997-10-14 | Micron Technology, Inc. | Semiconductor chip package |
US5821608A (en) * | 1995-09-08 | 1998-10-13 | Tessera, Inc. | Laterally situated stress/strain relieving lead for a semiconductor chip package |
US6847101B2 (en) * | 1995-10-31 | 2005-01-25 | Tessera, Inc. | Microelectronic package having a compliant layer with bumped protrusions |
US6211572B1 (en) * | 1995-10-31 | 2001-04-03 | Tessera, Inc. | Semiconductor chip package with fan-in leads |
US5686541A (en) * | 1995-11-14 | 1997-11-11 | National Science Council | Modification of epoxy resins with urethane prepolymer for electronic encapsulation |
US6049128A (en) * | 1996-03-19 | 2000-04-11 | Hitachi, Ltd. | Semiconductor device |
US5859475A (en) * | 1996-04-24 | 1999-01-12 | Amkor Technology, Inc. | Carrier strip and molded flex circuit ball grid array |
US5821456A (en) * | 1996-05-01 | 1998-10-13 | Motorola, Inc. | Microelectronic assembly including a decomposable encapsulant, and method for forming and reworking same |
US5817540A (en) * | 1996-09-20 | 1998-10-06 | Micron Technology, Inc. | Method of fabricating flip-chip on leads devices and resulting assemblies |
US6265782B1 (en) * | 1996-10-08 | 2001-07-24 | Hitachi Chemical Co., Ltd. | Semiconductor device, semiconductor chip mounting substrate, methods of manufacturing the device and substrate, adhesive, and adhesive double coated film |
US6235842B1 (en) * | 1996-10-08 | 2001-05-22 | Hitachi Chemical Company, Ltd. | Phase-separated carboxyl group-containing elastomer modified phoenoxy resin optionally with epoxy resin |
US6127724A (en) * | 1996-10-31 | 2000-10-03 | Tessera, Inc. | Packaged microelectronic elements with enhanced thermal conduction |
US5999413A (en) * | 1997-01-20 | 1999-12-07 | Oki Electric Industry Co., Ltd. | Resin sealing type semiconductor device |
US6214904B1 (en) * | 1997-01-23 | 2001-04-10 | Toray Industries, Inc. | Epoxy resin composition to seal semiconductors and resin-sealed semiconductor device |
US5879965A (en) * | 1997-06-19 | 1999-03-09 | Micron Technology, Inc. | Plastic lead frames for semiconductor devices, packages including same, and methods of fabrication |
US6049038A (en) * | 1997-08-01 | 2000-04-11 | Nec Corporation | Flip-chip resin sealing structure and resin sealing method |
US6576984B2 (en) * | 1997-12-19 | 2003-06-10 | Sony Corporation | Semiconductor apparatus and electronic system |
US6114761A (en) * | 1998-01-20 | 2000-09-05 | Lsi Logic Corporation | Thermally-enhanced flip chip IC package with extruded heatspreader |
US6468830B1 (en) * | 1998-01-26 | 2002-10-22 | Tessera, Inc. | Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor |
US6309915B1 (en) * | 1998-02-05 | 2001-10-30 | Tessera, Inc. | Semiconductor chip package with expander ring and method of making same |
US6251211B1 (en) * | 1998-07-22 | 2001-06-26 | Micron Technology, Inc. | Circuitry interconnection method |
US6316822B1 (en) * | 1998-09-16 | 2001-11-13 | Texas Instruments Incorporated | Multichip assembly semiconductor |
US6239366B1 (en) * | 1999-01-28 | 2001-05-29 | United Microelectronics Corp. | Face-to-face multi-chip package |
US6239367B1 (en) * | 1999-01-29 | 2001-05-29 | United Microelectronics Corp. | Multi-chip chip scale package |
US6856011B2 (en) * | 1999-05-20 | 2005-02-15 | Hynix Semiconductor Inc. | Semiconductor chip package and method of fabricating same |
US6239489B1 (en) * | 1999-07-30 | 2001-05-29 | Micron Technology, Inc. | Reinforcement of lead bonding in microelectronics packages |
US6746896B1 (en) * | 1999-08-28 | 2004-06-08 | Georgia Tech Research Corp. | Process and material for low-cost flip-chip solder interconnect structures |
US7019410B1 (en) * | 1999-12-21 | 2006-03-28 | Micron Technology, Inc. | Die attach material for TBGA or flexible circuitry |
US20060103032A1 (en) * | 1999-12-21 | 2006-05-18 | Tongbi Jiang | Die attach material for TBGA or flexible circuitry |
US6770981B2 (en) * | 2000-08-31 | 2004-08-03 | Micron Technology, Inc. | Composite interposer for BGA packages |
Also Published As
Publication number | Publication date |
---|---|
US20060103032A1 (en) | 2006-05-18 |
US7019410B1 (en) | 2006-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6710456B1 (en) | Composite interposer for BGA packages | |
KR100694739B1 (en) | Ball grid array package with multiple power/ground planes | |
US5293067A (en) | Integrated circuit chip carrier | |
US6028354A (en) | Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package | |
US5525834A (en) | Integrated circuit package | |
US6306686B1 (en) | Method of fabricating an electronic package with interconnected chips | |
US5701032A (en) | Integrated circuit package | |
US5367124A (en) | Compliant lead for surface mounting a chip package to a substrate | |
KR0169820B1 (en) | Chip scale package with metal wiring substrate | |
JPH08213506A (en) | Low-profile ball grid array semiconductor package and its manufacture | |
JPH09283695A (en) | Semiconductor mounting structure | |
US20060197233A1 (en) | Die attach material for TBGA or flexible circuitry | |
US7847414B2 (en) | Chip package structure | |
JP2000323610A (en) | Film carrier semiconductor device | |
KR100434201B1 (en) | Semiconductor package and fabrication method | |
US6963129B1 (en) | Multi-chip package having a contiguous heat spreader assembly | |
KR19980025624A (en) | Ball Grid Array Semiconductor Package | |
KR100401018B1 (en) | attaching method of wafer for semiconductor package | |
JPH11111882A (en) | Bga type semiconductor device and wiring board for the device | |
KR20000044989A (en) | Multi chip ball grid array package | |
KR100369501B1 (en) | Semiconductor Package | |
KR100337460B1 (en) | Semiconductor devices | |
KR950003906B1 (en) | Tap package | |
KR20010073452A (en) | Ball grid array package and printed circuit board used in the same | |
KR20010047571A (en) | Chip scale stack chip package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |