US20050093563A1 - Conductance-voltage (gv) based method for determining leakage current in dielectrics - Google Patents
Conductance-voltage (gv) based method for determining leakage current in dielectrics Download PDFInfo
- Publication number
- US20050093563A1 US20050093563A1 US10/701,226 US70122603A US2005093563A1 US 20050093563 A1 US20050093563 A1 US 20050093563A1 US 70122603 A US70122603 A US 70122603A US 2005093563 A1 US2005093563 A1 US 2005093563A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- semiconductor wafer
- dielectric
- determining
- leakage current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2648—Characterising semiconductor materials
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/12—Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing
- G01R31/1227—Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials
- G01R31/1263—Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials of solid or fluid materials, e.g. insulation films, bulk material; of semiconductors or LV electronic components or parts; of cable, line or wire insulation
- G01R31/129—Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials of solid or fluid materials, e.g. insulation films, bulk material; of semiconductors or LV electronic components or parts; of cable, line or wire insulation of components or parts made of semiconducting materials; of LV components or parts
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2831—Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
Definitions
- the present invention relates to determining the quality of a dielectric on a semiconductor wafer.
Abstract
A leakage current of a dielectric overlaying a semiconductor wafer can be determined by moving a conductive probe into contact with the dielectric and applying an electrical stimulus, in the form of a fixed amplitude, fixed frequency AC voltage superimposed on a DC voltage which is swept from a starting voltage towards an ending voltage, between the probe tip and the semiconductor wafer. Conductance values associated with the dielectric and the semiconductor wafer can be determined from phase angles between the AC voltage and an AC current resulting from the applied AC voltage during the sweep of the DC voltage. The leakage current of the dielectric can then be determined from the thus determined conductance values.
Description
- 1. Field of the Invention
- The present invention relates to determining the quality of a dielectric on a semiconductor wafer.
- 2. Description of Related Art
- A semiconductor wafer utilized to form integrated circuits typically includes a dielectric overlaying a top surface of the semiconductor wafer. Prior to processing the semiconductor wafer to form arrays of integrated circuits thereon, it is desirable to determine various parameters associated with the dielectric. Two such parameters include equivalent oxide thickness (EOT) and leakage current (Ileak).
- Heretofore, separate instrumentation and probes were utilized to measure these parameters. However, the use of separate instrumentation and probes increases the difficulty, cost and throughput of such measurements. In addition, the measurement of leakage current heretofore required the use of two frequencies.
- It is, therefore, desirable to overcome the above problems and others by providing a method wherein leakage current can be determined utilizing a single frequency. It is also desirable to provide a method where measurements utilized to determine leakage current of a dielectric can also be utilized to derive other parameters of interest for the dielectric.
- The invention is a method of determining leakage current of a dielectric overlaying a semiconductor wafer. The method includes providing a semiconductor wafer having a dielectric overlaying at least part of the semiconductor wafer and providing a probe having an elastically deformable conductive tip. The probe tip is caused to move into contact with the dielectric and a DC voltage having an AC voltage superimposed thereon is applied between the probe tip and the semiconductor wafer. The DC voltage is then swept from a first DC voltage toward a second DC voltage. Phase angles between the AC voltage and an AC current flowing through the dielectric in response to the AC voltage during the sweep of the DC voltage are acquired. Changes in the conductance of the semiconductor wafer and the dielectric as a function of changes in the voltage of the swept DC voltage are determined from the acquired phase angles. Based on the thus determined changes in the conductance, a leakage current of the dielectric is determined.
- The step of determining changes in the conductance as a function of changes in the voltage of the swept DC voltage can include determining from the acquired phase angles changes in a resistance of the semiconductor wafer and the dielectric as a function of changes in the voltage of the swept DC voltage. From the thus determined changes in the resistance, the changes in the conductance of the semiconductor wafer and the dielectric as a function of changes in the voltage of the swept DC voltage can be determined.
- The step of determining the leakage current can include determining the leakage current from the changes in conductance versus the changes in the voltage of the swept DC voltage. More specifically, determining the leakage current can include determining a slope of the changes in the conductance versus changes in the voltage of the swept DC voltage for one or more DC voltages when the semiconductor wafer is in a state of accumulation.
- Also or alternatively, determining the leakage current can include determining a first derivative of the changes in the conductance as a function of changes in the voltage of the swept DC voltage and mathematically combining (multiplying) a value of a voltage when the semiconductor wafer is in a state of accumulation with the first derivative to obtain the leakage current.
- Desirably, the AC voltage has a constant amplitude and fixed frequency.
- The invention is also a method of determining leakage current of a dielectric that overlays a semiconductor wafer that includes causing a conductive probe tip to contact a dielectric formed on a semiconductor wafer and applying between the probe tip and the semiconductor wafer an electrical stimulus that causes the semiconductor wafer to transition between a state of accumulation and a state of depletion, or vice versa. From the applied electrical stimulus, conductance values of the dielectric and the semiconductor wafer can be determined. A leakage current of the dielectric can then be determined from the thus determined conductance values.
- The electrical stimulus desirably includes an AC voltage superimposed on a DC voltage which is swept from a first DC voltage toward a second DC voltage. The AC voltage desirably has a constant amplitude and a constant frequency.
- The leakage current is desirably determined from a change in conductance values versus a change in the DC voltage during the sweep thereof. The change in the conductance values versus the change in the DC voltage during the sweep thereof is desirably determined when the semiconductor wafer is in a state of accumulation. The step of determining conductance values can include determining phase angles between the AC voltage and an AC current resulting from applying the AC voltage between the probe tip and the semiconductor wafer during the sweep of the DC voltage and determining the conductance values from the phase angles.
-
FIG. 1 is a mixed block diagram and cross-sectional side view of a system for detecting leakage current of a dielectric overlaying a semiconductor wafer; -
FIG. 2 is a view of the system shown inFIG. 1 including a circuit equivalent of the probe, dielectric, semiconductor wafer and chuck shown inFIG. 1 ; -
FIG. 3 is a graph of the change in capacitance of the capacitor shown inFIG. 2 versus a change in voltage; -
FIG. 4 shows three graphs of a change in the resistance of the resistor shown inFIG. 2 versus a change in voltage for three different thicknesses of the dielectric; and -
FIG. 5 shows three graphs of changes in the conductance of the circuit shown inFIG. 2 versus changes in voltage. - The present invention will be described with reference to the accompanying figures where like reference numbers correspond to like elements.
- With reference to
FIG. 1 , anapparatus 2 for measuring leakage current of a dielectric, such as dielectric layer 4, overlaying a topside 6 of asemiconductor wafer 8 includes an electricallyconductive vacuum chuck 10 for holding abackside 12 ofsemiconductor wafer 8 by means of a vacuum (not shown).Apparatus 2 also includes aprobe 20 having a shaft 22 with aconductive tip 24 at one end thereof. - Contact forming means 30, of the type well known in the art, controls the vertical movement of
chuck 10 and/orprobe 20, in the directions shown byarrow 14, to moveprobe 20 andsemiconductor wafer 8 toward each other whereupon adistal end 28 ofconductive tip 24 presses into contact with dielectric 4. The combination ofdistal end 28 ofconductive tip 24 in contact with dielectric 4 overlayingsemiconductor wafer 8 forms a capacitor C (SeeFIG. 2 ), whereinconductive tip 24 andsemiconductor wafer 8 define the conductive plates of capacitor C and dielectric 4 defines the dielectric between the plates of capacitor C. - A means for applying
electrical stimulus 32 and a measurement means 34 are connected in parallel betweenconductive tip 24 andchuck 10. Chuck 10 is typically connected to a reference ground. However, this is not to be construed as limiting the invention sincechuck 10 can alternatively be connected to an AC or DC reference bias. -
Conductive tip 24 is formed from an elastically deformable material such a smooth, highly polished metal, e.g., tantalum, a conductive elastomer or a conductive polymer. Desirably,conductive tip 24 has a hemispherical shape having a radius of curvature between 10 micrometers and 100 centimeters. However, this is not to be construed as limiting the invention. - With reference to
FIG. 2 and with continuing reference toFIG. 1 , as discussed above, the combination ofdistal end 28 ofconductive tip 24 in contact with dielectric 4 overlayingsemiconductor wafer 8 forms capacitor C. In addition, this combination also has associated therewith has a resistance R, which is primarily due to the resistance ofsemiconductor wafer 8, and a diode D in parallel with capacitor C, that represents the tunneling leakage current across capacitor C. Hence,conductive tip 24 in contact with dielectric 4 overlayingsemiconductor wafer 8 can be modeled by an equivalent circuit E that includes a resistor R in series with the parallel combination of capacitor C and diode D as shown inFIG. 2 . - With reference to
FIG. 3 and with continuing reference toFIGS. 1 and 2 , onceconductive tip 24 is in contact with dielectric 4, the means for applyingelectrical stimulus 32 applies betweenconductive tip 24 and chuck 10 a CV-type electrical stimulus comprising a fixed amplitude, fixed frequency AC voltage superimposed on a DC voltage which is swept from a first, startingvoltage 40, wheresemiconductor wafer 8 is in accumulation, to a second, endingvoltage 42, wheresemiconductor wafer 8 is in depletion, or vice versa. During the sweep of the DC voltage, phase angles between the AC voltage and an AC current flowing through dielectric 4 in response to said AC voltage are acquired. These phase angles result from the phase shifting effect of capacitor C, diode D and resistance R of equivalent circuit E. To this end, it has been observed that the capacitance of capacitor C and/or the conduction through diode D can vary as a function of the applied DC voltage during application of the CV-type electrical stimulus betweenconductive tip 24 andchuck 10 as a result of semiconductor wafer 8 transitioning between a state of accumulation and a state of depletion. Since one or both of the capacitance of capacitor C and the conductance of diode D change during the sweep of the applied DC voltage, the phase angle between the AC voltage superimposed on the swept DC voltage and the AC current resulting from the application of said AC voltage changes as a function of the applied DC voltage. - Utilizing well known phasor analysis techniques, the capacitance of capacitor C and the resistance of resistor R at each point of the sweep of the DC voltage between
starting voltage 40 and endingvoltage 42 can be determined from the amplitude and frequency of the applied AC voltage and the acquired phase angle at each said point. Exemplary graphs of the capacitance of capacitor C and the resistance of resistor R for the sweep of DC voltage betweenstarting voltage 40 and endingvoltage 42 are shown bycurves FIGS. 3 and 4 , respectively, for a dielectric 4 having a thickness of 8 angstroms (Å).FIG. 4 also includes a curve 48 of the resistance of resistor R for a dielectric 4 having a thickness of 306 Å. Lastly,FIG. 4 includes a curve 50 of the resistance of resistor R for a highly leaky dielectric 4 having a thickness of 20 Å. - With reference to
FIG. 5 and with continuing reference toFIGS. 1-4 ,curve 46 of the resistance of resistor R can be converted into a curve 52 of conductance G betweenstarting voltage 40 and endingvoltage 42 by simply dividing the real number one (1) by the value of the resistance R, i.e., 1/R, at each point alongcurve 46. In a similar manner,conductance curves 54 and 56 inFIG. 5 can be derived from resistance curves 48 and 50, respectively, inFIG. 4 . - Once conductance curve 52 has been determined, the leakage current (Ileak) flowing through dielectric 4 can be determined from the slope of a
line 58 tangent to curve 52 at a voltage, e.g.,voltage 43adjacent starting voltage 40, wheresemiconductor wafer 8 is in a state of accumulation during the sweep of the DC voltage . More specifically, the value of Ileak can be determined from the slope oftangent line 58 utilizing the following equation:
I leak≈(dG/dV) V acc 2
where -
- dG/dV=slope of
tangent line 58; and - Vacc=a voltage, e.g.,
voltage 43, wheresemiconductor wafer 8 is in a state of accumulation during the sweep of the DC voltage.
- dG/dV=slope of
- Also or alternatively, a first derivative of conductance curve 52 can be determined and Ileak flowing through dielectric 4 can be determined mathematically by combining (multiplying) this first derivative with the square of a voltage, e.g.,
voltage 43, wheresemiconductor wafer 8 is in a state of accumulation during the sweep of the DC voltage. In a similar manner, the slopes oflines curves 54 and 56, respectively, at a voltage, e.g.,voltage 43, wheresemiconductor wafer 8 is in a state of accumulation during the sweep of the DC voltage can be determined and the leakage current of the corresponding dielectric 4 determined therefrom. Also or alternatively, the first derivatives ofcurves 54 and 56 can be determined and each of these first derivatives can be mathematically combined (multiplied) with the square of a voltage, e.g.,voltage 43, wheresemiconductor wafer 8 is in a state of accumulation during the sweep of the DC voltage to determine the value of Ileak. - The plots shown in
FIGS. 3-5 result from the CV-type electrical stimulus ofsemiconductor wafer 8 formed from P-type silicon. A mirror-image of the plots shown inFIGS. 3-5 would result from an electrical stimulus utilized forsemiconductor wafer 8 formed from N-type silicon. - As can be determined from
FIG. 5 , the slope ofcurve 56 and, hence, the leakage current of a highly leaky, 20 angstrom dielectric 4 is greater than the slope of curve 52 and, hence, the leakage current associated with a properly functioning 8 Å dielectric 4. In addition, the leakage current determined from curve 52 for the properly functioning 8 Å dielectric 4 is much greater than the leakage current determined from curve 54 for a properly operating 306 Å dielectric 4. Thus, as would be apparent to one of ordinary skill in the art, the leakage current for a dielectric determined in the above-described manner can be utilized as a measure of the efficacy of the dielectric. To this end, semiconductor wafers having dielectrics with a leakage current outside of a predetermined range of leakage currents can be deemed to be unsuitable for future use and, hence, discarded before further, expensive processing thereof. - As can be seen, a CV-type electrical stimulus can be utilized to not only determine the change of capacitance as a function of a change in DC voltage wherefrom parameters of a dielectric, such as EOT, can be determined, but also to determine a change in conductance as a function of the change in DC voltage wherefrom the leakage current of the dielectric can be determined. Hence, with the application of one CV-type electrical stimulus, multiple parameters of a dielectric and/or a semiconductor wafer can be determined.
- The invention has been described with reference to the preferred embodiments. Obvious modifications and alterations will occur to others upon reading and understanding the preceding detailed description. It is intended that the invention be construed as including all such modifications and alterations insofar as they come within the scope of the appended claims or the equivalents thereof.
Claims (15)
1. A method of determining leakage current of dielectric overlaying a semiconductor wafer comprising:
(a) providing a semiconductor wafer having a dielectric overlaying at least part of the semiconductor wafer;
(b) providing a probe having an elastically deformable conductive tip;
(c) causing the probe tip to contact the dielectric;
(d) applying a DC voltage having an AC voltage superimposed thereon between the probe tip and the semiconductor wafer;
(e) sweeping the applied DC voltage having the AC voltage superimposed thereon from a first DC voltage toward a second DC voltage;
(f) acquiring phase angles between the AC voltage and an AC current flowing through the dielectric in response to said AC voltage during the sweep of the DC voltage;
(g) determining from the acquired phase angles, changes in a conductance of the semiconductor wafer and the dielectric as a function of changes in the voltage of the swept DC voltage; and
(h) determining a leakage current of the dielectric from the changes in the conductance.
2. The method of claim 1 , wherein step (g) includes:
determining from the phase angles acquired in step (f), changes in a conductance of the semiconductor wafer and the dielectric as a function of changes in the voltage of the swept DC voltage.
3. The method of claim 1 , wherein step (h) includes determining the leakage current from the changes in the conductance versus the changes in the voltage of the swept DC voltage.
4. The method of claim 3 , wherein step (h) includes determining a slope of the changes in the conductance versus the changes in the voltage of the swept DC voltage for a DC voltage where the semiconductor wafer is in a state of accumulation.
5. The method of claim 3 , wherein step (h) includes:
determining a first derivative of the changes in the conductances determined in step (g); and
mathematically combining a voltage where the semiconductor wafer is in a state of accumulation with the first derivative to obtain the leakage current.
6. The method of claim 1 , wherein the elastically deformable conductive tip is formed from one of:
a conductive metal;
a conductive elastomer; and
a conductive polymer.
7. The method of claim 1 , wherein the AC voltage has a constant amplitude.
8. A method of determining leakage current of a dielectric overlaying a semiconductor wafer comprising:
(a) causing a conductive probe tip to contact a dielectric formed on a semiconductor wafer;
(b) applying between the probe tip and the semiconductor wafer an electrical stimulus that causes the semiconductor wafer to transition between a state of accumulation and a state of depletion, or vice versa;
(c) determining from the applied electrical stimulus, conductance values of the dielectric and the semiconductor wafer; and
(d) determining a leakage current of the dielectric from the conductance values determined in step (d).
9. The method of claim 8 , wherein the electrical stimulus includes an AC voltage superimposed on a DC voltage which is swept from a first DC voltage toward a second DC voltage.
10. The method of claim 9 , wherein the AC voltage has a constant amplitude.
11. The method of claim 9 , wherein the leakage current is determined from a change in the conductance values versus a change in the DC voltage during the sweep thereof.
12. The method of claim 11 , wherein the change in the conductance values versus the change in the DC voltage during the sweep thereof is determined at a voltage where the semiconductor wafer is in a state of accumulation.
13. The method of claim 8 , wherein the conductive probe tip is elastically deformable.
14. The method of claim 13 , wherein the elastically deformable conductive probe tip is formed from one of:
a conductive metal;
a conductive elastomer; and
a conductive polymer.
15. The method of claim 9 , wherein step (c) includes:
determining phase angles between the AC voltage and an AC current resulting from applying the AC voltage between the probe tip and the semiconductor wafer during the sweep of the DC voltage; and
determining the conductance values from the phase angles.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/701,226 US6879176B1 (en) | 2003-11-04 | 2003-11-04 | Conductance-voltage (GV) based method for determining leakage current in dielectrics |
TW093125198A TW200516685A (en) | 2003-11-04 | 2004-08-20 | Conductance-voltage (GV) based method for monitoring leakage current in dielectircs |
JP2004317655A JP2005277376A (en) | 2003-11-04 | 2004-11-01 | Method for determining leakage current of dielectric based on conductance-voltage(gv) |
AT04078027T ATE355533T1 (en) | 2003-11-04 | 2004-11-03 | CONDUCTANCE-VOLTAGE BASED METHOD FOR DETERMINING LEAKAGE CURRENT INDIELECTRICS |
EP04078027A EP1530053B1 (en) | 2003-11-04 | 2004-11-03 | Conductance-voltage (GV) based method for determining leakage current in dielectrics |
DE602004004977T DE602004004977T2 (en) | 2003-11-04 | 2004-11-03 | Conductance-voltage-based method for determining leakage current in dielectrics |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/701,226 US6879176B1 (en) | 2003-11-04 | 2003-11-04 | Conductance-voltage (GV) based method for determining leakage current in dielectrics |
Publications (2)
Publication Number | Publication Date |
---|---|
US6879176B1 US6879176B1 (en) | 2005-04-12 |
US20050093563A1 true US20050093563A1 (en) | 2005-05-05 |
Family
ID=34423473
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/701,226 Expired - Fee Related US6879176B1 (en) | 2003-11-04 | 2003-11-04 | Conductance-voltage (GV) based method for determining leakage current in dielectrics |
Country Status (6)
Country | Link |
---|---|
US (1) | US6879176B1 (en) |
EP (1) | EP1530053B1 (en) |
JP (1) | JP2005277376A (en) |
AT (1) | ATE355533T1 (en) |
DE (1) | DE602004004977T2 (en) |
TW (1) | TW200516685A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7023231B2 (en) * | 2004-05-14 | 2006-04-04 | Solid State Measurements, Inc. | Work function controlled probe for measuring properties of a semiconductor wafer and method of use thereof |
CN115656758B (en) * | 2022-10-21 | 2023-12-05 | 常州同惠电子股份有限公司 | Method for detecting semiconductor CV characteristic empty clamp |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4360964A (en) * | 1981-03-04 | 1982-11-30 | Western Electric Co., Inc. | Nondestructive testing of semiconductor materials |
US5023561A (en) * | 1990-05-04 | 1991-06-11 | Solid State Measurements, Inc. | Apparatus and method for non-invasive measurement of electrical properties of a dielectric layer in a semiconductor wafer |
US5650731A (en) * | 1995-05-12 | 1997-07-22 | International Business Machines Corporation | Photovoltaic oxide charge measurement probe technique |
US5670408A (en) * | 1993-03-17 | 1997-09-23 | Nec Corporation | Thin film capacitor with small leakage current and method for fabricating the same |
US5786689A (en) * | 1994-09-20 | 1998-07-28 | Mitsubishi Denki Kabushiki Kaisha | Apparatus including a measurement time counting device for measuring an electrical characteristic of semiconductor |
US5841294A (en) * | 1995-06-30 | 1998-11-24 | Hyundai Electronics Industries Co., Ltd. | Method for measuring leakage current in junction region of semiconductor device |
US6008664A (en) * | 1998-03-02 | 1999-12-28 | Tanisys Technology, Inc. | Parametric test system and method |
US20020030504A1 (en) * | 2000-08-29 | 2002-03-14 | Rigaku Corporation | Method for measuring surface leakage current of sample |
US6492827B1 (en) * | 1999-10-19 | 2002-12-10 | Solid State Measurements, Inc. | Non-invasive electrical measurement of semiconductor wafers |
US20030040132A1 (en) * | 2001-08-17 | 2003-02-27 | Matsushita Electric Industrial Co., Ltd. | Evaluation method for evaluating insulating film, evaluation device therefor and method for manufacturing evaluation device |
US6538462B1 (en) * | 1999-11-30 | 2003-03-25 | Semiconductor Diagnostics, Inc. | Method for measuring stress induced leakage current and gate dielectric integrity using corona discharge |
US6741093B2 (en) * | 2000-10-19 | 2004-05-25 | Solid State Measurements, Inc. | Method of determining one or more properties of a semiconductor wafer |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03214751A (en) | 1990-01-19 | 1991-09-19 | Toshiba Corp | Evaluation of characteristics of dual-gate fet |
JPH0427134A (en) | 1990-05-22 | 1992-01-30 | Tokyo Electron Ltd | Measuring device for dc parameter of semiconductor |
JP2845653B2 (en) | 1992-01-21 | 1999-01-13 | 九州日本電気株式会社 | Semiconductor device measurement method |
JPH0697250A (en) | 1992-09-16 | 1994-04-08 | Hitachi Ltd | Measuring device for semiconductor junction capacitance |
JPH06148264A (en) | 1992-11-02 | 1994-05-27 | Matsushita Electron Corp | Measuring method for leakage current |
US5500607A (en) * | 1993-12-22 | 1996-03-19 | International Business Machines Corporation | Probe-oxide-semiconductor method and apparatus for measuring oxide charge on a semiconductor wafer |
WO2002077654A1 (en) * | 2001-03-23 | 2002-10-03 | Solid State Measurements, Inc. | Method of detecting carrier dose of a semiconductor wafer |
US6632691B1 (en) * | 2002-04-11 | 2003-10-14 | Solid State Measurements, Inc. | Apparatus and method for determining doping concentration of a semiconductor wafer |
US6842029B2 (en) * | 2002-04-11 | 2005-01-11 | Solid State Measurements, Inc. | Non-invasive electrical measurement of semiconductor wafers |
-
2003
- 2003-11-04 US US10/701,226 patent/US6879176B1/en not_active Expired - Fee Related
-
2004
- 2004-08-20 TW TW093125198A patent/TW200516685A/en unknown
- 2004-11-01 JP JP2004317655A patent/JP2005277376A/en not_active Withdrawn
- 2004-11-03 EP EP04078027A patent/EP1530053B1/en not_active Not-in-force
- 2004-11-03 DE DE602004004977T patent/DE602004004977T2/en not_active Expired - Fee Related
- 2004-11-03 AT AT04078027T patent/ATE355533T1/en not_active IP Right Cessation
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4360964A (en) * | 1981-03-04 | 1982-11-30 | Western Electric Co., Inc. | Nondestructive testing of semiconductor materials |
US5023561A (en) * | 1990-05-04 | 1991-06-11 | Solid State Measurements, Inc. | Apparatus and method for non-invasive measurement of electrical properties of a dielectric layer in a semiconductor wafer |
US5670408A (en) * | 1993-03-17 | 1997-09-23 | Nec Corporation | Thin film capacitor with small leakage current and method for fabricating the same |
US5786689A (en) * | 1994-09-20 | 1998-07-28 | Mitsubishi Denki Kabushiki Kaisha | Apparatus including a measurement time counting device for measuring an electrical characteristic of semiconductor |
US5650731A (en) * | 1995-05-12 | 1997-07-22 | International Business Machines Corporation | Photovoltaic oxide charge measurement probe technique |
US5841294A (en) * | 1995-06-30 | 1998-11-24 | Hyundai Electronics Industries Co., Ltd. | Method for measuring leakage current in junction region of semiconductor device |
US6008664A (en) * | 1998-03-02 | 1999-12-28 | Tanisys Technology, Inc. | Parametric test system and method |
US6492827B1 (en) * | 1999-10-19 | 2002-12-10 | Solid State Measurements, Inc. | Non-invasive electrical measurement of semiconductor wafers |
US6538462B1 (en) * | 1999-11-30 | 2003-03-25 | Semiconductor Diagnostics, Inc. | Method for measuring stress induced leakage current and gate dielectric integrity using corona discharge |
US20020030504A1 (en) * | 2000-08-29 | 2002-03-14 | Rigaku Corporation | Method for measuring surface leakage current of sample |
US6741093B2 (en) * | 2000-10-19 | 2004-05-25 | Solid State Measurements, Inc. | Method of determining one or more properties of a semiconductor wafer |
US20030040132A1 (en) * | 2001-08-17 | 2003-02-27 | Matsushita Electric Industrial Co., Ltd. | Evaluation method for evaluating insulating film, evaluation device therefor and method for manufacturing evaluation device |
Also Published As
Publication number | Publication date |
---|---|
EP1530053B1 (en) | 2007-02-28 |
US6879176B1 (en) | 2005-04-12 |
ATE355533T1 (en) | 2006-03-15 |
DE602004004977D1 (en) | 2007-04-12 |
TW200516685A (en) | 2005-05-16 |
EP1530053A1 (en) | 2005-05-11 |
DE602004004977T2 (en) | 2007-08-23 |
JP2005277376A (en) | 2005-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7001785B1 (en) | Capacitance probe for thin dielectric film characterization | |
US7023231B2 (en) | Work function controlled probe for measuring properties of a semiconductor wafer and method of use thereof | |
EP1584932A1 (en) | Method of testing semiconductor wafers with non-penetrating probes | |
US6788076B2 (en) | Apparatus for determining doping concentration of a semiconductor wafer | |
US6991948B2 (en) | Method of electrical characterization of a silicon-on-insulator (SOI) wafer | |
US6741093B2 (en) | Method of determining one or more properties of a semiconductor wafer | |
US6166558A (en) | Method for measuring gate length and drain/source gate overlap | |
US6972582B2 (en) | Apparatus and method for measuring semiconductor wafer electrical properties | |
US6879176B1 (en) | Conductance-voltage (GV) based method for determining leakage current in dielectrics | |
US6836139B2 (en) | Method and apparatus for determining defect and impurity concentration in semiconducting material of a semiconductor wafer | |
US7521946B1 (en) | Electrical measurements on semiconductors using corona and microwave techniques | |
US7088123B1 (en) | System and method for extraction of C-V characteristics of ultra-thin oxides | |
US20150102831A1 (en) | Method of inspecting a semiconductor device and probing assembly for use therein | |
US6980009B2 (en) | Structure for measurement of capacitance of ultra-thin dielectrics | |
US20030210066A1 (en) | Apparatus and method for determining electrical properties of a semiconductor wafer | |
Stucchi et al. | Capacitance Measurements of Two-Dimensional and Three-Dimensional IC Interconnect Structures by Quasi-Static $ C $–$ V $ Technique | |
EP1788400A2 (en) | Elastic metal gate MOS transistor for surface mobility measurement in semiconductor materials | |
US20070046310A1 (en) | Method and system for automatically determining electrical properties of a semiconductor wafer or sample | |
US6377067B1 (en) | Testing method for buried strap and deep trench leakage current | |
US20080290889A1 (en) | Method of destructive testing the dielectric layer of a semiconductor wafer or sample | |
Hu et al. | Device dielectric quality analysis and fault isolation at the contact level by scanning microwave impedance microscopy | |
Yarita et al. | Impact of Native Oxide Growth on the Capacitance-Voltage Characteristic of Pseudo-MOS Structure | |
US20040108869A1 (en) | Method of detecting carrier dose of a semiconductor wafer | |
Tanner et al. | Slow trap profiling-a new technique for characterising slow traps in MOS dielectrics | |
Suto et al. | Error evaluation of CV characteristic measurements in ultra-thin gate dielectrics |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SOLID STATE MEASUREMENTS, INC., PENNSYLVANIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HILLARD, ROBERT J.;REEL/FRAME:014667/0676 Effective date: 20031021 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170412 |