US20020115229A1 - Semiconductor light-emitting elements - Google Patents
Semiconductor light-emitting elements Download PDFInfo
- Publication number
- US20020115229A1 US20020115229A1 US10/120,298 US12029802A US2002115229A1 US 20020115229 A1 US20020115229 A1 US 20020115229A1 US 12029802 A US12029802 A US 12029802A US 2002115229 A1 US2002115229 A1 US 2002115229A1
- Authority
- US
- United States
- Prior art keywords
- layer
- layered structure
- semiconductor
- type layer
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/22—Roughened surfaces, e.g. at the interface between epitaxial layers
Definitions
- This invention relates to a method of producing semiconductor green light-emitting elements comprising a semiconductive GaP compound.
- this invention relates to a method of producing such semiconductor light-emitting elements including a surface-roughening process by a wet etching method using hydrochloric acid so as to improve the external differential quantum efficiency while preventing the electrodes from being affected by the processing liquid and maintaining good characteristics regarding ohmic contact and wire bonding on the electrode.
- FIG. 2 shows a prior art semiconductor light-emitting element having an n-type GaP layer 22 and a p-type GaP layer 23 epitaxially grown on a substrate 21 of n-type GaP and having a light-emitting part formed as a pn junction therebetween.
- a top electrode (“p-layer electrode”) 26 comprising an Au—Be alloy layer 26 a , a Ti layer 26 b and an Au layer 26 c is formed over a portion of the top surface and a bottom electrode (“n-layer electrode”) 27 is formed as an Au-Be alloy layer on the bottom surface.
- p-layer electrode comprising an Au—Be alloy layer 26 a , a Ti layer 26 b and an Au layer 26 c is formed over a portion of the top surface and a bottom electrode (“n-layer electrode”) 27 is formed as an Au-Be alloy layer on the bottom surface.
- the reason for forming the top electrode 26 over only a portion of the top surface is that the electrode screens off light while it is desirable to design the element such that as much light as possible can be received therefrom.
- the top electrode 26 is made to occupy as small an area as possible within a limit that the electric current therethrough can spread across the entire sectional area of the chip.
- the reason for using a three-layer structure as the top electrode 26 is that the Au—Be alloy layer 26 a is required to improve the ohmic contact with the GaP layer, the Ti layer 26 b in the middle is required to serve as a barrier layer for preventing diffusion of Ga because its deposition on the surface of the electrode would have an adverse effect on the adhesive force of wire bonding and the Au layer 26 c is required for an improved contact with a gold wire which is attached to the electrode by wire bonding.
- the exposed surfaces of the semiconductor layer is subjected to a roughening process by using hydrochloric acid, for example, to produce protrusions and indentations so as to improve the external differential quantum efficiency by which light is taken outside. It has been known in particular to carry out such a surface treatment by a wet etching process with hydrochloric acid for improving the external differential quantum efficiency.
- the wet etching process for roughening the exposed surfaces is carried out after the electrodes are formed on the top of the semiconductor layered part and the bottom of the substrate.
- the roughening process be done only after the dicing process for producing a chip
- the electrodes can be formed more efficiently on a wafer, and also because if the electrodes are formed after a roughening process is effected over all surfaces of a wafer, the electrodes become hard to recognize at the time of wire bonding and this affects the wire bonding characteristics adversely and/or the resistance across the contact surfaces becomes large.
- the electrodes which have been formed are also dipped in the etching liquid.
- hydrochloric acid is used for the roughening process for the production of the element described above, for example, the Ti layer 26 b which is the middle layer of the electrode of the three-layer structure is invaded by it.
- the Ti layer 26 b must be made extremely thin so as not to become etched away. If it is made too thin, however, it cannot act sufficiently effectively as a barrier layer, adversely affecting the resultant wire bonding characteristic.
- the reason for roughening the exposed surfaces of the semiconductor layers is to prevent the light generated at the light-emitting layer from undergoing total reflections inside the chip and to become absorbed internally and to thereby make it easier to escape outside.
- the reflectivity at the surfaces changes, depending on the depth of the unevenness, and the external differential quantum efficiency is greatly influenced thereby.
- a liquid which will not etch the materials of the electrode is used for the roughening process, a desired level of unevenness cannot be obtained on the exposed surfaces of the semiconductor layers and hence the external differential quantum efficiency cannot be sufficiently improved.
- a method embodying this invention may be characterized as comprising the steps of providing a wafer substrate comprising GaP, epitaxially growing thereon a semiconductor layered structure including an n-type layer and a p-type layer comprising GaP for providing a light-emitting layer, forming top electrodes on the semiconductor layered structure each over a portion of an area corresponding to one of the chips into which the substrate is to be later divided, forming a bottom electrode on the bottom surface of the substrate, dicing the wafer substrate into the individual chips, and thereafter carrying out a surface-roughening process on externally exposed portions of the semiconductor layered structure by means of hydrochloric acid.
- Each of the top electrodes is of a three-layer structure with a contact metal layer which makes an ohmic contact with the GaP of the semiconductor layered structure, a Mo layer on the contact metal layer and an Au layer on the Mo layer.
- the surface-roughening process is carried out such that a surface-roughness of about 0.1-3 ⁇ m will result in terms of the height difference between the resulting protrusions and indentations.
- the contact metal layer may be made of one or more alloys of Au with Be, Zn and Ni such that none of the materials for the top electrode is affected by the hydrochloric acid which is used in the wet etching process for the surface roughening.
- FIG. 1 is a sectional view of a semiconductor light-emitting element in a chip form, or an LED chip, produced by a method embodying this invention.
- FIG. 2 is a sectional view of a prior art semiconductor LED chip.
- FIG. 1 shows a semiconductor light-emitting element in a chip form (hereinafter referred to as an LED chip) which may be produced by a method embodying this invention.
- an LED chip a semiconductor light-emitting element in a chip form (hereinafter referred to as an LED chip) which may be produced by a method embodying this invention.
- an n-type layer 2 and a p-type layer 3 of GaP together forming what is hereinafter referred to as the semiconductor layered structure 4 , are sequentially formed epitaxially on a semiconductor GaP substrate 1 .
- these epitaxially grown layers 2 and 3 relatively thick, say, with a thickness of about 10-100 ⁇ m so as to improve the efficiency with which the generated light can be taken out of this semiconductor layered structure 4 , as well as to obtain layers with improved crystallinity, it is preferable to form these layers 2 and 3 by a method of liquid-phase epitaxy.
- Top electrodes 6 are formed on the top surface of this semiconductor layered structure 4 such that each top electrode 6 occupies a small portion of the top surface area corresponding to each of the chips into which the semiconductor layered structure 4 now in a wafer form is divided.
- a bottom electrode 7 is formed over the bottom surface of the semiconductor substrate 1 and then the wafer is diced into the chips. Thereafter, the exposed surfaces of the semiconductor layered structure 4 are subjected to a roughening process by using hydrochloric acid.
- the present invention is characterized both wherein the top electrode 6 is formed in a three-layer form including a contact metal layer 6 a for making an ohmic contact with the p-type GaP layer 3 , an intermediate Mo layer 6 b and a top Au layer 6 c and wherein hydrochloric acid is used in the roughening process.
- the temperature of the boat for melted n-type liquid G obtained by melting GaP doped with an n-type dopant is maintained at a temperature level of about 900-1000° C. and the temperature of the liquid G is gradually lowered while contacting a surface of the GaP substrate 1 so as to epitaxially grow the n-type GaP layer 2 on the substrate 1 .
- the growth is continued while allowing Zn (a p-type dopant) to evaporate to continue doping and the temperature is further lowered gradually so as to grow the p-type GaP layer 3 to the thickness of about 20-30 ⁇ m.
- Zn a p-type dopant
- the bottom surface of the GaP substrate 1 is polished by a chemical mechanical polish (CMP) method such that the LED chip will have a specified total thickness, say, of 200-300 ⁇ m.
- CMP chemical mechanical polish
- This polishing process may be dispensed with if the LED chip is not required to be made thin but it is generally preferable to reduce the thickness of the substrate 1 because this GaP substrate 1 does not have a good crystalline characteristic and causes attenuation of light. If this substrate 1 is made thinner, this means that the semiconductor layered structure 4 epitaxially formed thereon becomes relatively thick and the light generated inside repeats many internal reflections and can be effectively taken outside.
- the top electrode 6 is formed thereafter, for example, by a process of vacuum vapor deposition. As explained above, this top electrode 6 is of a three-layer structure including a contact metal layer 6 a , a Mo layer 6 b and an Au layer 6 c .
- the contact metal layer 6 a is of thickness about 500-3000 ⁇ and comprises one of more of alloys of Au with Be, Zn or Ni such as Au—Be alloy, Au—Be—Ni alloy, Au—Zn alloy and Au—Ni alloy.
- the Mo layer 6 b is to serve as a barrier layer for preventing Ga from diffusing from the GaP layer to become deposited on the surface.
- Mo is selected as the material for this layer according to this invention not because it can serve as such a barrier but also it is not affected by hydrochloric acid used in the surface-roughening process which is to follow.
- the Mo layer 6 b is formed as a membrane with a thickness of about 100-3000 ⁇ so as to function sufficiently well as the barrier.
- the Au layer 6 c is preferred because Au is a material with high affinity with a wire which is adapted to be bonded to its surface, say, by a wire bonding process.
- Au is a preferred material also because it is strong against hydrochloric acid used in the surface-roughening process. It is formed to a thickness of about 2000-12000 ⁇ .
- the top electrode 6 Since the light generated inside the semiconductor layered structure 4 is taken out through its top surface, the top electrode 6 is formed so as to prevent as little light as possible from being taken out as long as it is large enough such that the electric current therethrough will spread throughout the chip and can produce light with a high efficiency.
- Methods for forming the top electrode 6 over such a limited area on the top surface of the semiconductor layered structure 4 include the so-called lift-off method by which a resist mask is provided all over the top surface except the portion where the top electrode 6 is to be formed by vacuum deposition, as well as the mask vapor deposition method whereby the portion of the top surface not for forming the top electrode 6 is covered with a glass mask such that the material for the electrode is deposited only over a desired area. These methods are preferable to the method of forming three layers of different metals all over and then etching them to form the electrode because it is complicated and troublesome to etch the layers of three different metals.
- the chips thus obtained by dicing are dipped in a HCl solution with concentration 10-35 weight % for 0.5-5 minutes in order to form protrusions and indentations on the exposed chip surfaces as shown in FIG. 1.
- the surface roughness should preferably be about 0.1-3 ⁇ m, or more preferably about 1-2 ⁇ m for the purpose of taking out light through the top surface because the portion of light making incidence on side surfaces can be reflected towards the top surface from which it can be taken out.
- a solution of hydrochloric acid with concentration within such a range is most suited for obtaining the surface roughness in the desired range.
- the control of the surface roughness becomes difficult if the concentration of the hydrochloric acid is larger or smaller than this range. If the surface roughening is carried out with hydrofluoric acid of sulfuric acid, the surface roughness is insufficient and a desirable result cannot be obtained. It is to be noted that the metals which are used to form the electrodes are so selected that they are not affected by hydrochloric acid. In other words, the kind of liquid for the surface-roughening process and the metallic materials for the electrodes are so selected that a desired level of surface roughness can be obtained while the electrode metals are not affected by the liquid used in the surface-roughing process.
- the surface-roughening process on the externally exposed surfaces of the semiconductor layered structure 4 comprising GaP is carried out after the electrodes are formed.
- the electrode surfaces are thus free of unevenness and the wire bonding-on them can be carried out more efficiently.
- total internal reflection of light on the chip surface and side walls can be limited such that a larger portion of light can be taken out.
- semiconductor light-emitting elements with improved brightness with an improved external differential quantum efficiency can be obtained according to this invention.
- the roughening process is carried out by using hydrochloric acid while Mo is not thereby affected at all and not etched although it is exposed externally over the side surfaces of the top electrode.
- the Mo layer can be made with a thickness in the range of 100-3000 ⁇ at which it can efficiently serve as a barrier layer, serving to completely prevent the diffusion of Ga.
- the contact metal layer of an Au-containing alloy affected by hydrochloric acid while providing a good ohmic characteristic with the GaP layer.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
Abstract
Semiconductor light-emitting elements are produced by providing a wafer substrate of GaP, epitaxially growing on this substrate a semiconductor layered structure including an n-type layer and a p-type layer of GaP for providing a light-emitting layer, forming top electrodes on the semiconductor layered structure each over a portion of the area corresponding to one of the chips into which the substrate is to be later divided, forming a bottom electrode on the bottom surface of the substrate, dicing the wafer substrate into the individual chips, and thereafter carrying out a surface-roughening process on externally exposed portions of the semiconductor structure by means of hydrochloric acid. Each of the top electrodes is of a three-layer structure with a contact metal layer which may be of an alloy of Au and makes an ohmic contact with the GaP of the semiconductor layered structure, a Mo layer on the contact metal layer and an Au layer on the Mo layer.
Description
- This invention relates to a method of producing semiconductor green light-emitting elements comprising a semiconductive GaP compound. In particular, this invention relates to a method of producing such semiconductor light-emitting elements including a surface-roughening process by a wet etching method using hydrochloric acid so as to improve the external differential quantum efficiency while preventing the electrodes from being affected by the processing liquid and maintaining good characteristics regarding ohmic contact and wire bonding on the electrode.
- FIG. 2 shows a prior art semiconductor light-emitting element having an n-
type GaP layer 22 and a p-type GaP layer 23 epitaxially grown on asubstrate 21 of n-type GaP and having a light-emitting part formed as a pn junction therebetween. A top electrode (“p-layer electrode”) 26 comprising an Au—Bealloy layer 26 a, aTi layer 26 b and anAu layer 26 c is formed over a portion of the top surface and a bottom electrode (“n-layer electrode”) 27 is formed as an Au-Be alloy layer on the bottom surface. Each such element is obtained as a chip from a wafer. The reason for forming thetop electrode 26 over only a portion of the top surface is that the electrode screens off light while it is desirable to design the element such that as much light as possible can be received therefrom. Thus, thetop electrode 26 is made to occupy as small an area as possible within a limit that the electric current therethrough can spread across the entire sectional area of the chip. The reason for using a three-layer structure as thetop electrode 26 is that the Au—Bealloy layer 26 a is required to improve the ohmic contact with the GaP layer, theTi layer 26 b in the middle is required to serve as a barrier layer for preventing diffusion of Ga because its deposition on the surface of the electrode would have an adverse effect on the adhesive force of wire bonding and theAu layer 26 c is required for an improved contact with a gold wire which is attached to the electrode by wire bonding. - After it is formed as a chip, the exposed surfaces of the semiconductor layer is subjected to a roughening process by using hydrochloric acid, for example, to produce protrusions and indentations so as to improve the external differential quantum efficiency by which light is taken outside. It has been known in particular to carry out such a surface treatment by a wet etching process with hydrochloric acid for improving the external differential quantum efficiency.
- Thus, according to the prior art technology for the production of a semiconductor light-emitting element by growing GaP layers on a GaP substrate and roughing the exposed surfaces of the semiconductor layer after it is made into the form of a chip, the wet etching process for roughening the exposed surfaces is carried out after the electrodes are formed on the top of the semiconductor layered part and the bottom of the substrate. This is firstly because the roughening process be done only after the dicing process for producing a chip, secondly because the electrodes can be formed more efficiently on a wafer, and also because if the electrodes are formed after a roughening process is effected over all surfaces of a wafer, the electrodes become hard to recognize at the time of wire bonding and this affects the wire bonding characteristics adversely and/or the resistance across the contact surfaces becomes large.
- If roughening process by wet etching is carried out after the formation of the electrodes, on the other hand, the electrodes which have been formed are also dipped in the etching liquid. If hydrochloric acid is used for the roughening process for the production of the element described above, for example, the
Ti layer 26 b which is the middle layer of the electrode of the three-layer structure is invaded by it. In order to prevent this undesired effect, theTi layer 26 b must be made extremely thin so as not to become etched away. If it is made too thin, however, it cannot act sufficiently effectively as a barrier layer, adversely affecting the resultant wire bonding characteristic. - The reason for roughening the exposed surfaces of the semiconductor layers is to prevent the light generated at the light-emitting layer from undergoing total reflections inside the chip and to become absorbed internally and to thereby make it easier to escape outside. The reflectivity at the surfaces changes, depending on the depth of the unevenness, and the external differential quantum efficiency is greatly influenced thereby. Thus, if a liquid which will not etch the materials of the electrode is used for the roughening process, a desired level of unevenness cannot be obtained on the exposed surfaces of the semiconductor layers and hence the external differential quantum efficiency cannot be sufficiently improved.
- It is therefore an object of this invention to provide a method of producing semiconductor light-emitting elements by which electrodes with a good ohmic contact and improved wire bonding characteristics can be formed by preventing the diffusion of Ga onto the electrode surface while carrying out a roughening process to produce sufficient unevenness with protrusions and indentations around the light-emitting element chip.
- A method embodying this invention, with which the above and other objects can be accomplished, may be characterized as comprising the steps of providing a wafer substrate comprising GaP, epitaxially growing thereon a semiconductor layered structure including an n-type layer and a p-type layer comprising GaP for providing a light-emitting layer, forming top electrodes on the semiconductor layered structure each over a portion of an area corresponding to one of the chips into which the substrate is to be later divided, forming a bottom electrode on the bottom surface of the substrate, dicing the wafer substrate into the individual chips, and thereafter carrying out a surface-roughening process on externally exposed portions of the semiconductor layered structure by means of hydrochloric acid. Each of the top electrodes is of a three-layer structure with a contact metal layer which makes an ohmic contact with the GaP of the semiconductor layered structure, a Mo layer on the contact metal layer and an Au layer on the Mo layer. In the above, the surface-roughening process is carried out such that a surface-roughness of about 0.1-3 μm will result in terms of the height difference between the resulting protrusions and indentations. The contact metal layer may be made of one or more alloys of Au with Be, Zn and Ni such that none of the materials for the top electrode is affected by the hydrochloric acid which is used in the wet etching process for the surface roughening.
- The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings:
- FIG. 1 is a sectional view of a semiconductor light-emitting element in a chip form, or an LED chip, produced by a method embodying this invention; and
- FIG. 2 is a sectional view of a prior art semiconductor LED chip.
- The invention is described next with reference to FIG. 1 which shows a semiconductor light-emitting element in a chip form (hereinafter referred to as an LED chip) which may be produced by a method embodying this invention. To produce such an LED chip, an n-
type layer 2 and a p-type layer 3 of GaP, together forming what is hereinafter referred to as the semiconductor layeredstructure 4, are sequentially formed epitaxially on asemiconductor GaP substrate 1. In order to make these epitaxially grownlayers 2 and 3 relatively thick, say, with a thickness of about 10-100 μm so as to improve the efficiency with which the generated light can be taken out of this semiconductor layeredstructure 4, as well as to obtain layers with improved crystallinity, it is preferable to form theselayers 2 and 3 by a method of liquid-phase epitaxy. - Top electrodes6 (only one of which is shown in FIG. 1) are formed on the top surface of this semiconductor layered
structure 4 such that eachtop electrode 6 occupies a small portion of the top surface area corresponding to each of the chips into which the semiconductor layeredstructure 4 now in a wafer form is divided. Abottom electrode 7 is formed over the bottom surface of thesemiconductor substrate 1 and then the wafer is diced into the chips. Thereafter, the exposed surfaces of the semiconductor layeredstructure 4 are subjected to a roughening process by using hydrochloric acid. The present invention is characterized both wherein thetop electrode 6 is formed in a three-layer form including acontact metal layer 6 a for making an ohmic contact with the p-type GaP layer 3, anintermediate Mo layer 6 b and atop Au layer 6 c and wherein hydrochloric acid is used in the roughening process. - For forming the semiconductor layered
structure 4 which provides light-emitting GaP layers on thesubstrate 1 of GaP by liquid epitaxy, the temperature of the boat for melted n-type liquid G obtained by melting GaP doped with an n-type dopant is maintained at a temperature level of about 900-1000° C. and the temperature of the liquid G is gradually lowered while contacting a surface of theGaP substrate 1 so as to epitaxially grow the n-type GaP layer 2 on thesubstrate 1. When a thickness of about 60-80 μm is reached (or when the temperature for the growth reaches about 700-800° C.), for example, the growth is continued while allowing Zn (a p-type dopant) to evaporate to continue doping and the temperature is further lowered gradually so as to grow the p-type GaP layer 3 to the thickness of about 20-30 μm. For improving the efficiency of light emission, it is preferable to grow the n-type layer 2 and the p-type layer 3 such that their carrier densities will be about 5×1017−5×1018 cm−3. - Although an example with a semiconductor layered
structure 4 with a relatively simple junction structure with an n-type GaP layer 2 and a p-type GaP layer 3 was described above, different layered structures of other kinds may be used such as by stacking an n+layer, an − layer and a p-type layer or using a hetero junction. - After the semiconductor layered
structure 4 is thus formed epitaxially, the bottom surface of theGaP substrate 1 is polished by a chemical mechanical polish (CMP) method such that the LED chip will have a specified total thickness, say, of 200-300 μm. This polishing process may be dispensed with if the LED chip is not required to be made thin but it is generally preferable to reduce the thickness of thesubstrate 1 because thisGaP substrate 1 does not have a good crystalline characteristic and causes attenuation of light. If thissubstrate 1 is made thinner, this means that the semiconductor layeredstructure 4 epitaxially formed thereon becomes relatively thick and the light generated inside repeats many internal reflections and can be effectively taken outside. - The
top electrode 6 is formed thereafter, for example, by a process of vacuum vapor deposition. As explained above, thistop electrode 6 is of a three-layer structure including acontact metal layer 6 a, aMo layer 6 b and anAu layer 6 c. Thecontact metal layer 6 a is of thickness about 500-3000 Å and comprises one of more of alloys of Au with Be, Zn or Ni such as Au—Be alloy, Au—Be—Ni alloy, Au—Zn alloy and Au—Ni alloy. The Molayer 6 b is to serve as a barrier layer for preventing Ga from diffusing from the GaP layer to become deposited on the surface. Mo is selected as the material for this layer according to this invention not because it can serve as such a barrier but also it is not affected by hydrochloric acid used in the surface-roughening process which is to follow. TheMo layer 6 b is formed as a membrane with a thickness of about 100-3000 Å so as to function sufficiently well as the barrier. TheAu layer 6 c is preferred because Au is a material with high affinity with a wire which is adapted to be bonded to its surface, say, by a wire bonding process. Au is a preferred material also because it is strong against hydrochloric acid used in the surface-roughening process. It is formed to a thickness of about 2000-12000 Å. - Since the light generated inside the semiconductor layered
structure 4 is taken out through its top surface, thetop electrode 6 is formed so as to prevent as little light as possible from being taken out as long as it is large enough such that the electric current therethrough will spread throughout the chip and can produce light with a high efficiency. Methods for forming thetop electrode 6 over such a limited area on the top surface of the semiconductor layeredstructure 4 include the so-called lift-off method by which a resist mask is provided all over the top surface except the portion where thetop electrode 6 is to be formed by vacuum deposition, as well as the mask vapor deposition method whereby the portion of the top surface not for forming thetop electrode 6 is covered with a glass mask such that the material for the electrode is deposited only over a desired area. These methods are preferable to the method of forming three layers of different metals all over and then etching them to form the electrode because it is complicated and troublesome to etch the layers of three different metals. - After the
bottom electrode 7 is formed on the bottom surface of theGaP substrate 1 by applying an electrode-forming metal comprising an Au—Ge alloy all over, individual chips are obtained by dicing. - Next, the chips thus obtained by dicing are dipped in a HCl solution with concentration 10-35 weight % for 0.5-5 minutes in order to form protrusions and indentations on the exposed chip surfaces as shown in FIG. 1. The surface roughness, as measured in terms of the difference in height between the protrusions and the indentations, should preferably be about 0.1-3 μm, or more preferably about 1-2 μm for the purpose of taking out light through the top surface because the portion of light making incidence on side surfaces can be reflected towards the top surface from which it can be taken out. A solution of hydrochloric acid with concentration within such a range is most suited for obtaining the surface roughness in the desired range. The control of the surface roughness becomes difficult if the concentration of the hydrochloric acid is larger or smaller than this range. If the surface roughening is carried out with hydrofluoric acid of sulfuric acid, the surface roughness is insufficient and a desirable result cannot be obtained. It is to be noted that the metals which are used to form the electrodes are so selected that they are not affected by hydrochloric acid. In other words, the kind of liquid for the surface-roughening process and the metallic materials for the electrodes are so selected that a desired level of surface roughness can be obtained while the electrode metals are not affected by the liquid used in the surface-roughing process.
- In summary, the surface-roughening process on the externally exposed surfaces of the semiconductor layered
structure 4 comprising GaP is carried out after the electrodes are formed. The electrode surfaces are thus free of unevenness and the wire bonding-on them can be carried out more efficiently. Moreover, total internal reflection of light on the chip surface and side walls can be limited such that a larger portion of light can be taken out. This means that semiconductor light-emitting elements with improved brightness with an improved external differential quantum efficiency can be obtained according to this invention. The roughening process is carried out by using hydrochloric acid while Mo is not thereby affected at all and not etched although it is exposed externally over the side surfaces of the top electrode. Thus, the Mo layer can be made with a thickness in the range of 100-3000 Å at which it can efficiently serve as a barrier layer, serving to completely prevent the diffusion of Ga. Neither is the contact metal layer of an Au-containing alloy affected by hydrochloric acid while providing a good ohmic characteristic with the GaP layer.
Claims (17)
1. A method of producing semiconductor light-emitting elements, said method comprising the steps of:
providing a wafer substrate comprising GaP, having a top surface and a bottom surface;
epitaxially growing on said top surface of said substrate a semiconductor layered structure including an n-type layer and a p-type layer comprising GaP, said n-type layer and said p-type layer forming a light-emitting layer,
forming top electrodes on said semiconductor layered structure each over a portion of an area corresponding to one of chips into which said substrate is to be later divided, each of said top electrodes being of a three-layer structure consisting of a contact metal layer which makes an ohmic contact with the GaP of said semiconductor layered structure, a Mo layer on said contact metal layer and an Au layer on said Mo layer;
forming a bottom electrode on said bottom surface of said substrate;
dicing said wafer substrate into said chips; and
thereafter carrying out a surface-roughening process on externally exposed portions of said semiconductor layered structure by means of hydrochloric acid.
2. The method of claim 1 wherein said surface-roughening process is carried out to obtain surface roughness of 0.1-3 μm in terms of height difference between protrusions and indentations on said externally exposed portions.
3. The method of claim 1 wherein said top electrodes are formed by vacuum vapor deposition.
4. The method of claim 1 wherein said Mo layer is formed to a thickness of 100-3000 Å.
5. The method of claim 1 wherein said contact metal layer comprises an alloy of Au, having a thickness of 500-3000 Å.
6. The method of claim 1 wherein said Au layer is formed to a thickness of 2000-12000 Å.
7. The method of claim 1 wherein said n-type layer and said p-type layer of said semiconductor layered structure are each formed to a thickness of 10-100μm.
8. The method of claim 1 wherein said n-type layer and said p-type layer of said semiconductor layered structure are each made to have carrier concentration in the range of 5×1017−5×1018 cm−3.
9. The method of claim 1 wherein said surface-roughening process is carried out by means of a solution of hydrochloric acid with concentration at 10-35 weight %.
10. A semiconductor element comprising:
a substrate comprising GaP, having a top surface and a bottom surface;
a semiconductor layered structure which is epitaxially grown on said top surface of said substrate and includes an n-type layer and a p-type layer comprising GaP, said n-type layer and said p-type layer forming a light-emitting layer; and
a top electrode on said semiconductor layered structure, said top electrode being of a three-layer structure consisting of a contact metal layer which makes an ohmic contact with the GaP of said semiconductor layered structure, a Mo layer on said contact metal layer and an Au layer on said Mo layer.
11. The semiconductor element of claim 10 further comprising a bottom electrode on said bottom surface of said substrate.
12. The semiconductor element of claim 10 wherein said layered structure has externally exposed surfaces with surface roughness of 0.1-3 μm in terms of height difference between protrusions and indentations.
13. The semiconductor element of claim 10 wherein said Mo layer has a thickness of 100-3000 Å.
14. The semiconductor element of claim 10 wherein said contact metal layer comprises an alloy of Au, having a thickness of 500-3000 Å.
15. The semiconductor element of claim 10 wherein said Au layer has a thickness of 2000-12000 Å.
16. The semiconductor element of claim 10 wherein said n-type layer and said p-type layer of said semiconductor layered structure each have a thickness of 10-100 μm.
17. The semiconductor element of claim 10 wherein said n-type layer and said p-type layer of said semiconductor layered structure each have carrier concentration in the range of 5×1017−5×1018 cm−3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/120,298 US20020115229A1 (en) | 1999-04-15 | 2002-04-09 | Semiconductor light-emitting elements |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10817199A JP3881472B2 (en) | 1999-04-15 | 1999-04-15 | Manufacturing method of semiconductor light emitting device |
JP11-108171 | 1999-04-15 | ||
US09/518,504 US6395572B1 (en) | 1999-04-15 | 2000-03-03 | Method of producing semiconductor light-emitting element |
US10/120,298 US20020115229A1 (en) | 1999-04-15 | 2002-04-09 | Semiconductor light-emitting elements |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/518,504 Division US6395572B1 (en) | 1999-04-15 | 2000-03-03 | Method of producing semiconductor light-emitting element |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020115229A1 true US20020115229A1 (en) | 2002-08-22 |
Family
ID=14477795
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/518,504 Expired - Lifetime US6395572B1 (en) | 1999-04-15 | 2000-03-03 | Method of producing semiconductor light-emitting element |
US10/120,298 Abandoned US20020115229A1 (en) | 1999-04-15 | 2002-04-09 | Semiconductor light-emitting elements |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/518,504 Expired - Lifetime US6395572B1 (en) | 1999-04-15 | 2000-03-03 | Method of producing semiconductor light-emitting element |
Country Status (2)
Country | Link |
---|---|
US (2) | US6395572B1 (en) |
JP (1) | JP3881472B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060186424A1 (en) * | 2005-02-10 | 2006-08-24 | Akira Fujimoto | White LED and manufacturing method therefor |
US20090121245A1 (en) * | 2005-09-30 | 2009-05-14 | Ralph Wirth | Optoelectronic Semiconductor Chip |
CN102263173A (en) * | 2010-05-28 | 2011-11-30 | 展晶科技(深圳)有限公司 | Light-emitting diode and manufacturing method thereof |
CN102983232A (en) * | 2012-11-05 | 2013-03-20 | 江苏威纳德照明科技有限公司 | Manufacture method for vertical light-emitting diode |
CN102983238A (en) * | 2012-11-05 | 2013-03-20 | 江苏威纳德照明科技有限公司 | Manufacturing method of luminescent device with annular reflecting layer |
CN105185883A (en) * | 2015-10-12 | 2015-12-23 | 扬州乾照光电有限公司 | Coarsened-sidewall AlGaInP-base LED and manufacture method thereof |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4091261B2 (en) * | 2000-10-31 | 2008-05-28 | 株式会社東芝 | Semiconductor light emitting device and manufacturing method thereof |
JP2002359399A (en) * | 2001-05-31 | 2002-12-13 | Shin Etsu Handotai Co Ltd | Light emitting element and method of manufacturing the same |
TW564584B (en) * | 2001-06-25 | 2003-12-01 | Toshiba Corp | Semiconductor light emitting device |
KR20030052060A (en) * | 2001-12-20 | 2003-06-26 | 엘지전자 주식회사 | light emitting device and method for manufacturing the same |
TW576864B (en) | 2001-12-28 | 2004-02-21 | Toshiba Corp | Method for manufacturing a light-emitting device |
JP3715627B2 (en) | 2002-01-29 | 2005-11-09 | 株式会社東芝 | Semiconductor light emitting device and manufacturing method thereof |
JP3705791B2 (en) | 2002-03-14 | 2005-10-12 | 株式会社東芝 | Semiconductor light emitting element and semiconductor light emitting device |
JP3776824B2 (en) * | 2002-04-05 | 2006-05-17 | 株式会社東芝 | Semiconductor light emitting device and manufacturing method thereof |
US8294172B2 (en) * | 2002-04-09 | 2012-10-23 | Lg Electronics Inc. | Method of fabricating vertical devices using a metal support film |
US6841802B2 (en) | 2002-06-26 | 2005-01-11 | Oriol, Inc. | Thin film light emitting diode |
KR20040043245A (en) * | 2002-11-16 | 2004-05-24 | 엘지이노텍 주식회사 | Structure of electrode for GaN-based semiconductor |
JP3910926B2 (en) | 2003-02-26 | 2007-04-25 | 株式会社東芝 | Method for producing transparent substrate for display device |
JP3737494B2 (en) | 2003-06-10 | 2006-01-18 | 株式会社東芝 | Semiconductor light emitting device, method for manufacturing the same, and semiconductor light emitting device |
EP1681727A4 (en) | 2003-11-04 | 2009-12-16 | Pioneer Corp | Semiconductor light-emitting device and method for manufacturing same |
DE10355600B4 (en) * | 2003-11-28 | 2021-06-24 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Semiconductor chip and method for manufacturing semiconductor chips |
WO2005072229A2 (en) * | 2004-01-23 | 2005-08-11 | University Of Pittsburgh Of The Commonwealth System Of Higher Education | Active in-fiber optic components powered by in-fiber light |
US7242039B2 (en) * | 2004-03-12 | 2007-07-10 | Hewlett-Packard Development Company, L.P. | Semiconductor device |
US7208334B2 (en) | 2004-03-31 | 2007-04-24 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor device, acid etching resistance material and copolymer |
JP4154731B2 (en) * | 2004-04-27 | 2008-09-24 | 信越半導体株式会社 | Light emitting device manufacturing method and light emitting device |
JP4092658B2 (en) * | 2004-04-27 | 2008-05-28 | 信越半導体株式会社 | Method for manufacturing light emitting device |
DE102004021175B4 (en) * | 2004-04-30 | 2023-06-29 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Semiconductor chips for optoelectronics and methods for their manufacture |
KR101134766B1 (en) * | 2004-06-25 | 2012-04-13 | 엘지이노텍 주식회사 | Semiconductor emitting device and method for manufacturing the same |
US7476910B2 (en) | 2004-09-10 | 2009-01-13 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and method for manufacturing the same |
JP4592388B2 (en) * | 2004-11-04 | 2010-12-01 | シャープ株式会社 | III-V compound semiconductor light emitting device and method for manufacturing the same |
JP4980615B2 (en) | 2005-02-08 | 2012-07-18 | ローム株式会社 | Semiconductor light emitting device and manufacturing method thereof |
JP2006324587A (en) * | 2005-05-20 | 2006-11-30 | Toshiba Corp | Semiconductor light-emitting element |
JP4942996B2 (en) * | 2005-12-22 | 2012-05-30 | 昭和電工株式会社 | Light emitting diode |
WO2007073001A1 (en) * | 2005-12-22 | 2007-06-28 | Showa Denko K.K. | Light-emitting diode and method for fabricant thereof |
JP2007317913A (en) * | 2006-05-26 | 2007-12-06 | Matsushita Electric Ind Co Ltd | Semiconductor light emitting element, and its manufacturing method |
US20080197369A1 (en) * | 2007-02-20 | 2008-08-21 | Cree, Inc. | Double flip semiconductor device and method for fabrication |
CN100583475C (en) * | 2007-07-19 | 2010-01-20 | 富士迈半导体精密工业(上海)有限公司 | Nitride semiconductor light emitting element and method for fabricating the same |
US11114594B2 (en) * | 2007-08-24 | 2021-09-07 | Creeled, Inc. | Light emitting device packages using light scattering particles of different size |
JP5130481B2 (en) * | 2007-10-05 | 2013-01-30 | 王子ホールディングス株式会社 | Semiconductor light emitting device with transparent material |
US9634191B2 (en) * | 2007-11-14 | 2017-04-25 | Cree, Inc. | Wire bond free wafer level LED |
US8368100B2 (en) | 2007-11-14 | 2013-02-05 | Cree, Inc. | Semiconductor light emitting diodes having reflective structures and methods of fabricating same |
US8536584B2 (en) * | 2007-11-14 | 2013-09-17 | Cree, Inc. | High voltage wire bond free LEDS |
US8575633B2 (en) * | 2008-12-08 | 2013-11-05 | Cree, Inc. | Light emitting diode with improved light extraction |
US9431589B2 (en) * | 2007-12-14 | 2016-08-30 | Cree, Inc. | Textured encapsulant surface in LED packages |
JP5287467B2 (en) * | 2009-04-21 | 2013-09-11 | 信越半導体株式会社 | Method for manufacturing light emitting device |
KR20110019643A (en) * | 2009-08-20 | 2011-02-28 | 윤강식 | Semiconductor optical device and fabrication method thereof |
US8455882B2 (en) | 2010-10-15 | 2013-06-04 | Cree, Inc. | High efficiency LEDs |
JP2012175052A (en) | 2011-02-24 | 2012-09-10 | Stanley Electric Co Ltd | Semiconductor light-emitting device manufacturing method |
CN104241262B (en) | 2013-06-14 | 2020-11-06 | 惠州科锐半导体照明有限公司 | Light emitting device and display device |
JP6131737B2 (en) * | 2013-06-26 | 2017-05-24 | 信越半導体株式会社 | Light emitting device and method for manufacturing light emitting device |
USD826871S1 (en) | 2014-12-11 | 2018-08-28 | Cree, Inc. | Light emitting diode device |
CN104952995B (en) * | 2015-05-05 | 2017-08-25 | 湘能华磊光电股份有限公司 | A kind of inverted structure of III light emitting semiconductor device |
FR3045208A1 (en) * | 2015-12-10 | 2017-06-16 | Commissariat Energie Atomique | OPTICAL ELECTROLUMINESCENT DIODE DEVICE WITH INCREASED LIGHT EXTRACTION |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0722141B2 (en) * | 1984-03-07 | 1995-03-08 | 住友電気工業株式会社 | Method for manufacturing semiconductor device |
JPH07135210A (en) * | 1993-11-10 | 1995-05-23 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
-
1999
- 1999-04-15 JP JP10817199A patent/JP3881472B2/en not_active Expired - Fee Related
-
2000
- 2000-03-03 US US09/518,504 patent/US6395572B1/en not_active Expired - Lifetime
-
2002
- 2002-04-09 US US10/120,298 patent/US20020115229A1/en not_active Abandoned
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060186424A1 (en) * | 2005-02-10 | 2006-08-24 | Akira Fujimoto | White LED and manufacturing method therefor |
US7737460B2 (en) | 2005-02-10 | 2010-06-15 | Kabushiki Kaisha Toshiba | White LED and manufacturing method therefor |
US20090121245A1 (en) * | 2005-09-30 | 2009-05-14 | Ralph Wirth | Optoelectronic Semiconductor Chip |
CN102263173A (en) * | 2010-05-28 | 2011-11-30 | 展晶科技(深圳)有限公司 | Light-emitting diode and manufacturing method thereof |
CN102983232A (en) * | 2012-11-05 | 2013-03-20 | 江苏威纳德照明科技有限公司 | Manufacture method for vertical light-emitting diode |
CN102983238A (en) * | 2012-11-05 | 2013-03-20 | 江苏威纳德照明科技有限公司 | Manufacturing method of luminescent device with annular reflecting layer |
CN105185883A (en) * | 2015-10-12 | 2015-12-23 | 扬州乾照光电有限公司 | Coarsened-sidewall AlGaInP-base LED and manufacture method thereof |
Also Published As
Publication number | Publication date |
---|---|
US6395572B1 (en) | 2002-05-28 |
JP2000299494A (en) | 2000-10-24 |
JP3881472B2 (en) | 2007-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6395572B1 (en) | Method of producing semiconductor light-emitting element | |
US8541290B2 (en) | Optoelectronic substrate and methods of making same | |
JP3700872B2 (en) | Nitride III-V compound semiconductor device and method for manufacturing the same | |
US7041529B2 (en) | Light-emitting device and method of fabricating the same | |
JP2000244014A (en) | Semiconductor light emitting element and its manufacture | |
CN102203968A (en) | Group iii nitride semiconductor light emitting device | |
EP2257997A1 (en) | Semiconductor light-emitting device with double-sided passivation | |
EP0616377B1 (en) | Semiconductor light-emitting element and method for its manufacturing | |
JP4121551B2 (en) | Light emitting device manufacturing method and light emitting device | |
US20090026486A1 (en) | Nitride based compound semiconductor light emitting device and method of manufacturing the same | |
CN108336197B (en) | Vertical structure LED chip for preparing Ag reflector by two-step method and preparation method thereof | |
JP2007504639A (en) | Radiation emission semiconductor device | |
JP2001085742A (en) | Semiconductor light emitting element and its manufacturing method | |
JPS6024074A (en) | Gallium arsenide semiconductor device and method of producing same | |
JPS6148776B2 (en) | ||
JP3545887B2 (en) | Gunn diode and method of manufacturing the same | |
JP4108439B2 (en) | Light emitting device manufacturing method and light emitting device | |
KR20010014823A (en) | Electrode structure on p-type ⅲ group nitride semiconductor layer and formation method thereof | |
KR100293467B1 (en) | blue emitting device and method for fabricating the same | |
JP3164478B2 (en) | Semiconductor device and method of manufacturing the same | |
KR100366372B1 (en) | METHOD FOR MANUFACTURING A METAL THIN FILM OF OHMIC CONTACT FOR LIGHT EMITTING DIODE AND LASER DIODE BASED ON ZnO OXIDE SEMICONDUCTOR | |
JPS62158373A (en) | High speed silicon photodiode and manufacture of the same | |
JPH0316176A (en) | Electrode structure of iii-v compound semiconductor element and formation thereof | |
JPS62262471A (en) | Manufacture of semiconductor device | |
CN116093233A (en) | High-reliability film flip Micro-LED display chip and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |