US20010042216A1 - Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller - Google Patents
Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller Download PDFInfo
- Publication number
- US20010042216A1 US20010042216A1 US09/851,277 US85127701A US2001042216A1 US 20010042216 A1 US20010042216 A1 US 20010042216A1 US 85127701 A US85127701 A US 85127701A US 2001042216 A1 US2001042216 A1 US 2001042216A1
- Authority
- US
- United States
- Prior art keywords
- memory
- channel line
- supply voltage
- memory controller
- receiver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4086—Bus impedance matching, e.g. termination
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
Definitions
- the present invention relates generally to semiconductor memory devices and, more particularly, to interface systems between semiconductor memory devices and memory controller devices.
- Input/output operations in a general-purpose computer system may be performed by transmitting data between a memory and a memory. It is generally preferable to use a uniform operating voltage for both the memory and the memory controller to improve performance of the system. Typically, however, the memory controller operates using a lower supply voltage than the memory. Unfortunately, additional costs may be incurred in the manufacturing process to lower the operating voltage of the memory to that used by the memory controller.
- a memory interface system comprises one or more channel lines that couple a memory to a memory controller such that the channel line(s) are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller. Because the memory interface system uses a terminal voltage that is independent of the supply voltages of the memory and the memory controller, the interface system may be unaffected by voltage differences between the memory supply voltage and the memory controller supply voltage.
- the memory comprises a first transmitter and a first receiver
- the memory controller comprises a second transmitter and a second receiver.
- the first and second receivers may comprise first and second differential amplifier circuits, respectively
- the first and second transmitters may comprise first and second open-drain MOS transistors, respectively.
- a first channel line couples the first transmitter to the second receiver and a second channel line couples the second transmitter to the first receiver.
- the first and second receivers are powered by the memory supply voltage and the memory controller supply voltage, respectively.
- the first and second transmitters are operable independent of the memory supply voltage and the memory controller supply voltage, respectively.
- the magnitude of the terminal voltage is greater than the respective magnitudes of the memory supply voltage and the memory controller supply voltage.
- the signal to noise ratio of the memory interface system may be improved.
- first and second level shifters may be used to couple the second channel line to the first receiver and the first channel line to the second receiver, respectively.
- the level shifters may level shift the logic “1” voltage levels on the first and second channel lines to levels suitable for the first and second receivers.
- a computer system comprising the memory and the memory controller may be designed with fewer restrictions in setting supply voltages. Moreover, because the voltages that power the transmitters and receivers of the memory and the memory controller need not be uniformly adjusted, manufacturing costs may be reduced.
- FIGS. 1 - 3 are circuit schematics that illustrate memory interface systems in accordance with various embodiments of the present invention.
- FIG. 1 illustrates a memory interface system in accordance with embodiments of the present invention.
- a memory 100 is coupled to a memory controller 150 by channel lines 110 and 120 , which are respectively responsive to a terminal voltage VTER that is independent of a memory supply voltage VDD 1 and/or a memory controller supply voltage VDD 2 .
- Channel line 110 couples a first transmitter 102 in the memory 100 to a second receiver 152 in the memory controller 150 .
- channel line 120 couples a second transmitter 154 in the memory controller 150 to a first receiver 104 in the memory 100 .
- the terminal voltage VTER may be supplied from an external voltage source and may be set at a predetermined level.
- the level of the terminal voltage VTER is independent of the memory supply voltage VDD 1 and/or the memory controller supply voltage VDD 2 .
- the magnitude of the terminal voltage VTER is greater than the respective magnitudes of the memory supply voltage VDD 1 and the memory controller supply voltage VDD 2 .
- the terminal voltage VTER is applied to the transmitters and receivers of the memory 100 and the memory controller 150 through terminal resistors R 1 TER and R 2 TER , and the channel lines 110 and 120 . In other embodiments of the present invention, separate terminal voltages may be applied through the respective channel lines 110 and 120 .
- the memory 100 comprises the first transmitter 102 , the first receiver 104 , and a memory cell array 106 .
- the memory 100 writes and reads data to the memory cell array 106 , which is responsive to the memory supply voltage VDD 1 .
- the first transmitter 102 and the first receiver 104 transmit and receive data, respectively, responsive to the terminal voltage VTER.
- the first transmitter 102 which is coupled to the terminal voltage VTER through the channel line 110 and the terminal resistor R 1 TER , controls the transmission of data output from the memory cell array 106 through the channel line 110 to destinations external to the memory 100 .
- the first receiver 104 which is responsive to the memory supply voltage VDD 1 , controls the receipt of data through the channel line 120 from sources external to the memory 100 .
- the memory cell array 106 comprises a plurality of memory cells and stores and outputs data.
- the memory 100 may be embodied, for example, as a dynamic random access memory (DRAM) device or as another type of memory device.
- DRAM dynamic random access memory
- the memory controller 150 controls various operations, including the reading and writing of data from and to the memory 100 .
- the memory controller 150 comprises a second receiver 152 and an internal circuit 156 , which are responsive to the memory controller supply voltage VDD 2 .
- the memory controller supply voltage VDD 2 is not equal to the memory supply voltage VDD 1 . Nevertheless, in other embodiments, the memory controller supply voltage VDD 2 and the memory supply voltage VDD 1 may be equal to each other.
- the memory controller 150 may comprise additional circuits, which are not explicitly shown, but are represented as the internal circuit 156 .
- the second transmitter 154 which is coupled to the terminal voltage VTER through the channel line 120 and the terminal resistor R 2 TER , controls the transmission of data from the memory controller 150 through the channel line 120 to the memory 100 .
- the data supplied to the second transmitter 154 may be viewed as data to be written to the memory 100 .
- the second receiver 152 which is responsive to the memory controller supply voltage VDD 2 , controls the receipt of data through the channel line 110 from the memory 100 .
- the data received from the memory 100 may be stored in a cache memory (not shown) or another block in the memory controller 150 .
- the channel line 110 is a path over which the first transmitter 102 transmits data from the memory 100 to the second receiver 152 of the memory controller 150 .
- the channel line 120 is a path over which the second transmitter 154 transmits data from the memory controller 150 to the first receiver 104 of the memory 100 .
- the channel lines 110 and 120 are coupled to the terminal voltage VTER via resistors R 1 TER and R 2 TER , respectively.
- FIG. 2 illustrates a memory interface system in accordance with further embodiments of the present invention.
- the first transmitter 102 is embodied as a switch that is responsive to data that is read from the memory cell array 106 .
- the first transmitter 102 may be embodied as an NMOS transistor MN 21 .
- the first transmitter 102 is illustrated as a single NMOS transistor MN 21 , it will be understood that the first transmitter 102 may be embodied as one or more transistors.
- a gate terminal of the NMOS transistor MN 21 is connected to the memory cell array 106 and is responsive to data that is output therefrom.
- a source terminal of the NMOS transistor MN 21 is connected to a ground reference voltage (VSS) and a drain terminal of the NMOS transistor MN 21 is connected to the channel line 110 .
- the transistor MN 21 may be embodied as an open-drain type transistor, which may electrically isolate the first transmitter 102 from the memory supply voltage VDD 1 .
- the first receiver 104 may be embodied as a differential amplifier 22 that determines the data received on the channel line 120 based on a difference between the data signal on the channel line 120 and a reference signal VREF, which are received on input terminals IN 2 and IN 1 , respectively.
- the differential amplifier 22 operates responsive to the memory supply voltage VDD 1 and senses whether a signal transmitted on the channel line 120 is a logic “0” or a logic “1” by amplifying a difference between the reference voltage VREF and the signal voltage on the channel line 120 .
- the sensed result is output as data that may be written to the memory cell array 106 .
- the first receiver 104 may be another type of structural input buffer.
- the second receiver 152 may be embodied as a differential amplifier 24 that determines the data received on the channel line 110 based on the difference between the data signal on the channel line 110 and the reference signal VREF, which are received on input terminals IN 1 and IN 2 , respectively.
- the differential amplifier 24 operates responsive to the memory controller supply voltage VDD 2 and senses whether a signal transmitted on the channel line 110 is a logic “0” or a logic “1” by amplifying a difference between the reference voltage VREF and the signal voltage on the channel line 110 .
- the sensed result is output as data that may be written to the internal circuit 156 .
- the second receiver 152 may be another type of structural input buffer.
- the second transmitter 154 is embodied as a switch that is responsive to write data supplied by the memory controller 150 .
- the second transmitter 154 may be embodied as an NMOS transistor MN 23 .
- the second transmitter 154 is illustrated as a single NMOS transistor MN 23 , it will be understood that the second transmitter 154 may be embodied as one or more transistors.
- a gate terminal of the NMOS transistor MN 23 is responsive to write data that is supplied thereto.
- a source terminal of the NMOS transistor MN 23 is connected to the ground reference voltage (VSS) and a drain terminal of the NMOS transistor MN 23 is connected to the channel line 120 .
- the transistor MN 23 may be embodied as an open-drain type transistor, which may electrically isolate the second transmitter 154 from the memory controller supply voltage VDD 2 .
- the supply voltage for the first and second transmitters 102 and 154 (i.e., terminal voltage VTER) is independent of the memory supply voltage VDD 1 and the memory controller supply voltage VDD 2 . Consequently, the first transmitter 102 operates independent from the memory controller supply voltage VDD 2 and the second transmitter 154 operates independent from the memory supply voltage VDD 1 .
- Exemplary operations of the interface system between the memory 100 and the memory controller 150 will be described hereafter with reference to FIG. 2.
- Operations in which the memory controller 150 writes a logic “1” to the memory 100 will be described first.
- the NMOS transistor MN 23 is turned on in response to the WRITE DATA driving the gate terminal to a high (i.e., logic “1”) level and the drain terminal being driven to a low (i.e., logic “0”) level corresponding to VSS. Consequently, the voltage on the channel line 120 is driven to a logic “0” level.
- the differential amplifier 22 amplifies the difference between the reference voltage VREF and the ground reference voltage VSS at its input terminals IN 1 and IN 2 , respectively, and outputs the result as a logic “1” to be written into the memory cell array 106 .
- the terminal voltage VTER is independent of both the memory supply voltage VDD 1 and the memory controller supply voltage VDD 2 .
- the magnitude of the terminal voltage VTER may be increased to a suitable level regardless of the magnitudes of the memory supply voltage VDD 1 and the memory controller supply voltage VDD 2 .
- the magnitude of the data signal voltage that is transmitted as a logic “1” on the channel lines 110 and 120 is also larger than the respective magnitudes of the memory supply voltage VDD 1 and the memory controller supply voltage VDD 2 .
- memory interface systems in accordance with embodiments of the present invention, may exhibit improved performance in the presence of channel noise.
- FIG. 3 illustrates a memory interface system in accordance with still further embodiments of the present invention.
- the first receiver 104 comprises a level shifter 34 and a differential amplifier 32 .
- the level shifter 34 shifts the channel signal voltage of the channel line 120 to a predetermined level and applies the shifted result to the second input terminal IN 2 of the differential amplifier 32 .
- the internal circuitry of the level shifter 34 may be implemented so that the output of the level shifter 34 is equal to the memory supply voltage VDD 1 when a logic “1” signal corresponding to the terminal voltage VTER is transmitted on the channel line 120 .
- the second receiver 152 comprises a level shifter 38 and a differential amplifier 36 .
- the level shifter 38 shifts the channel signal voltage of the channel line 110 to a predetermined level and applies the shifted result to the first input terminal IN 1 of the differential amplifier 36 .
- the internal circuitry of the level shifter 38 may be implemented so that the output of the level shifter 38 is equal to the memory controller supply voltage VDD 2 when a logic “1” signal corresponding to the terminal voltage VTER is transmitted on the channel line 110 .
- level shifters 34 and 38 may be used to reduce voltage stress, which may be generated when the magnitude of the terminal voltage VTER is larger than the respective magnitudes of the supply voltages VDD 1 and/or VDD 2 .
- excess electrical stress may be generated at the input terminals of the receivers 104 and/or 152 , which may be designed based on the respective magnitudes of the supply voltages VDD 1 and/or VDD 2 .
- the first receiver 104 may comprise the level shifter 34 so that logic “1” data transmitted on the channel line 120 may be level shifted to a voltage level corresponding to the memory supply voltage VDD 1 .
- the second receiver 152 may comprise the level shifter 38 so that logic “1” data transmitted on the channel line 110 may be level shifted to a voltage level corresponding to the memory controller supply voltage VDD 2 .
- Level shifters 34 and 38 may be provided to compensate for the difference between the respective magnitudes of the supply voltages VDD 1 and/or VDD 2 and the terminal voltage VTER.
- a computer system comprising the memory and the memory controller may be designed with fewer restrictions in setting supply voltages. Moreover, because the voltages that power the transmitters and receivers of the memory and the memory controller need not be uniformly adjusted, manufacturing costs may be reduced.
Abstract
Description
- This application claims the benefit of Korean Patent Application No. 00-24437, filed May 8, 2000, the disclosure of which is hereby incorporated herein by reference.
- The present invention relates generally to semiconductor memory devices and, more particularly, to interface systems between semiconductor memory devices and memory controller devices.
- Integration densities and clock speeds of semiconductor circuits are generally increasing. To facilitate the increase in density and clock speed, device sizes, line widths, and/or operating voltages may be reduced. Reductions in line widths and/or operating voltages may vary between integrated circuits based on the application and/or product in which the integrated circuit is used. Generally, new manufacturing processes that may achieve finer line widths and lower operating voltages for a circuit have been developed first for central processing units (CPUs) for a computer and related chip sets. Manufacturing technology that may achieve finer line widths and lower operating voltages for semiconductor memory devices has generally developed more slowly than that for CPUs. As a result, a computer system may comprise a CPU and related circuitry that operate at a different voltage than a memory device. The difference in operating voltages between a CPU and a memory device may be a source of problems in a computer system.
- Input/output operations in a general-purpose computer system may be performed by transmitting data between a memory and a memory. It is generally preferable to use a uniform operating voltage for both the memory and the memory controller to improve performance of the system. Typically, however, the memory controller operates using a lower supply voltage than the memory. Unfortunately, additional costs may be incurred in the manufacturing process to lower the operating voltage of the memory to that used by the memory controller.
- According to embodiments of the present invention, a memory interface system comprises one or more channel lines that couple a memory to a memory controller such that the channel line(s) are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller. Because the memory interface system uses a terminal voltage that is independent of the supply voltages of the memory and the memory controller, the interface system may be unaffected by voltage differences between the memory supply voltage and the memory controller supply voltage.
- In accordance with further embodiments of the present invention, the memory comprises a first transmitter and a first receiver, and the memory controller comprises a second transmitter and a second receiver. The first and second receivers may comprise first and second differential amplifier circuits, respectively, and the first and second transmitters may comprise first and second open-drain MOS transistors, respectively. A first channel line couples the first transmitter to the second receiver and a second channel line couples the second transmitter to the first receiver.
- In accordance with still further embodiments of the present invention, the first and second receivers are powered by the memory supply voltage and the memory controller supply voltage, respectively. The first and second transmitters, however, are operable independent of the memory supply voltage and the memory controller supply voltage, respectively.
- In accordance with further embodiments of the present invention, the magnitude of the terminal voltage is greater than the respective magnitudes of the memory supply voltage and the memory controller supply voltage. By increasing the magnitude of the terminal voltage relative to the supply voltages of the memory and the memory controller, the signal to noise ratio of the memory interface system may be improved. To reduce voltage stress on the first and second receivers should the magnitude of the terminal voltage exceed the design tolerances of the first and/or second receivers, first and second level shifters may be used to couple the second channel line to the first receiver and the first channel line to the second receiver, respectively. The level shifters may level shift the logic “1” voltage levels on the first and second channel lines to levels suitable for the first and second receivers.
- Because the supply voltages of a memory and a memory controller are electrically independent from each other and are also electrically independent from a terminal voltage, a computer system comprising the memory and the memory controller may be designed with fewer restrictions in setting supply voltages. Moreover, because the voltages that power the transmitters and receivers of the memory and the memory controller need not be uniformly adjusted, manufacturing costs may be reduced.
- Other features of the present invention will be more readily understood from the following detailed description of specific embodiments thereof when read in conjunction with the accompanying drawings, in which:
- FIGS.1-3 are circuit schematics that illustrate memory interface systems in accordance with various embodiments of the present invention.
- While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit the invention to the particular forms disclosed, but on the contrary, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the claims. Like numbers refer to like elements throughout the description of the figures. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- FIG. 1 illustrates a memory interface system in accordance with embodiments of the present invention. A
memory 100 is coupled to amemory controller 150 bychannel lines Channel line 110 couples afirst transmitter 102 in thememory 100 to asecond receiver 152 in thememory controller 150. Similarly,channel line 120 couples asecond transmitter 154 in thememory controller 150 to afirst receiver 104 in thememory 100. - The terminal voltage VTER may be supplied from an external voltage source and may be set at a predetermined level. The level of the terminal voltage VTER is independent of the memory supply voltage VDD1 and/or the memory controller supply voltage VDD2. Preferably, the magnitude of the terminal voltage VTER is greater than the respective magnitudes of the memory supply voltage VDD1 and the memory controller supply voltage VDD2. As shown in FIG. 1, the terminal voltage VTER is applied to the transmitters and receivers of the
memory 100 and thememory controller 150 through terminal resistors R1 TER and R2 TER, and thechannel lines respective channel lines - The
memory 100 comprises thefirst transmitter 102, thefirst receiver 104, and amemory cell array 106. Thememory 100 writes and reads data to thememory cell array 106, which is responsive to the memory supply voltage VDD1. Thefirst transmitter 102 and thefirst receiver 104 transmit and receive data, respectively, responsive to the terminal voltage VTER. Thefirst transmitter 102, which is coupled to the terminal voltage VTER through thechannel line 110 and the terminal resistor R1 TER, controls the transmission of data output from thememory cell array 106 through thechannel line 110 to destinations external to thememory 100. Thefirst receiver 104, which is responsive to the memory supply voltage VDD1, controls the receipt of data through thechannel line 120 from sources external to thememory 100. Thememory cell array 106 comprises a plurality of memory cells and stores and outputs data. Thememory 100 may be embodied, for example, as a dynamic random access memory (DRAM) device or as another type of memory device. - The
memory controller 150, controls various operations, including the reading and writing of data from and to thememory 100. Thememory controller 150 comprises asecond receiver 152 and aninternal circuit 156, which are responsive to the memory controller supply voltage VDD2. For purposes of illustration it may be assumed that the memory controller supply voltage VDD2 is not equal to the memory supply voltage VDD1. Nevertheless, in other embodiments, the memory controller supply voltage VDD2 and the memory supply voltage VDD1 may be equal to each other. Thememory controller 150 may comprise additional circuits, which are not explicitly shown, but are represented as theinternal circuit 156. Thesecond transmitter 154, which is coupled to the terminal voltage VTER through thechannel line 120 and the terminal resistor R2 TER, controls the transmission of data from thememory controller 150 through thechannel line 120 to thememory 100. The data supplied to thesecond transmitter 154 may be viewed as data to be written to thememory 100. Thesecond receiver 152, which is responsive to the memory controller supply voltage VDD2, controls the receipt of data through thechannel line 110 from thememory 100. The data received from thememory 100 may be stored in a cache memory (not shown) or another block in thememory controller 150. - The
channel line 110 is a path over which thefirst transmitter 102 transmits data from thememory 100 to thesecond receiver 152 of thememory controller 150. Similarly, thechannel line 120 is a path over which thesecond transmitter 154 transmits data from thememory controller 150 to thefirst receiver 104 of thememory 100. The channel lines 110 and 120 are coupled to the terminal voltage VTER via resistors R1 TER and R2 TER, respectively. - FIG. 2 illustrates a memory interface system in accordance with further embodiments of the present invention. As shown in FIG. 2, the
first transmitter 102 is embodied as a switch that is responsive to data that is read from thememory cell array 106. In particular embodiments of the present invention, thefirst transmitter 102 may be embodied as an NMOS transistor MN21. Although thefirst transmitter 102 is illustrated as a single NMOS transistor MN21, it will be understood that thefirst transmitter 102 may be embodied as one or more transistors. A gate terminal of the NMOS transistor MN21 is connected to thememory cell array 106 and is responsive to data that is output therefrom. A source terminal of the NMOS transistor MN21 is connected to a ground reference voltage (VSS) and a drain terminal of the NMOS transistor MN21 is connected to thechannel line 110. The transistor MN21 may be embodied as an open-drain type transistor, which may electrically isolate thefirst transmitter 102 from the memory supply voltage VDD1. - Still referring to FIG. 2, the
first receiver 104 may be embodied as adifferential amplifier 22 that determines the data received on thechannel line 120 based on a difference between the data signal on thechannel line 120 and a reference signal VREF, which are received on input terminals IN2 and IN1, respectively. Thedifferential amplifier 22 operates responsive to the memory supply voltage VDD1 and senses whether a signal transmitted on thechannel line 120 is a logic “0” or a logic “1” by amplifying a difference between the reference voltage VREF and the signal voltage on thechannel line 120. The sensed result is output as data that may be written to thememory cell array 106. In other embodiments of the present invention, thefirst receiver 104 may be another type of structural input buffer. - The
second receiver 152 may be embodied as adifferential amplifier 24 that determines the data received on thechannel line 110 based on the difference between the data signal on thechannel line 110 and the reference signal VREF, which are received on input terminals IN1 and IN2, respectively. Thedifferential amplifier 24 operates responsive to the memory controller supply voltage VDD2 and senses whether a signal transmitted on thechannel line 110 is a logic “0” or a logic “1” by amplifying a difference between the reference voltage VREF and the signal voltage on thechannel line 110. The sensed result is output as data that may be written to theinternal circuit 156. In other embodiments of the present invention, thesecond receiver 152 may be another type of structural input buffer. - Still referring to FIG. 2, the
second transmitter 154 is embodied as a switch that is responsive to write data supplied by thememory controller 150. In particular embodiments of the present invention, thesecond transmitter 154 may be embodied as an NMOS transistor MN23. Although thesecond transmitter 154 is illustrated as a single NMOS transistor MN23, it will be understood that thesecond transmitter 154 may be embodied as one or more transistors. A gate terminal of the NMOS transistor MN23 is responsive to write data that is supplied thereto. A source terminal of the NMOS transistor MN23 is connected to the ground reference voltage (VSS) and a drain terminal of the NMOS transistor MN23 is connected to thechannel line 120. The transistor MN23 may be embodied as an open-drain type transistor, which may electrically isolate thesecond transmitter 154 from the memory controller supply voltage VDD2. - As shown in FIG. 2, the supply voltage for the first and
second transmitters 102 and 154 (i.e., terminal voltage VTER) is independent of the memory supply voltage VDD1 and the memory controller supply voltage VDD2. Consequently, thefirst transmitter 102 operates independent from the memory controller supply voltage VDD2 and thesecond transmitter 154 operates independent from the memory supply voltage VDD1. - Exemplary operations of the interface system between the
memory 100 and thememory controller 150, in accordance with embodiments of the present invention, will be described hereafter with reference to FIG. 2. Operations in which thememory controller 150 writes a logic “1” to thememory 100 will be described first. The NMOS transistor MN23 is turned on in response to the WRITE DATA driving the gate terminal to a high (i.e., logic “1”) level and the drain terminal being driven to a low (i.e., logic “0”) level corresponding to VSS. Consequently, the voltage on thechannel line 120 is driven to a logic “0” level. Thedifferential amplifier 22 amplifies the difference between the reference voltage VREF and the ground reference voltage VSS at its input terminals IN1 and IN2, respectively, and outputs the result as a logic “1” to be written into thememory cell array 106. - Operations in which the
memory controller 150 writes a logic “0” to thememory 100 will now be described. The NMOS transistor MN23 is turned off in response to the WRITE DATA driving the gate terminal to a low (i.e., logic “0”) level and the drain terminal being driven to a high (i.e., logic “1”) level corresponding to VTER. Consequently, the voltage on thechannel line 120 is driven to a logic “1” level corresponding to VTER. Thedifferential amplifier 22 amplifies the difference between the reference voltage VREF and the terminal voltage VTER at its input terminals IN1 and IN2, respectively, and outputs the result as a logic “0” to be written into thememory cell array 106. Operations in which data are read from thememory 100 and are transmitted to thememory controller 150 are similar to the write operations described hereinabove. - Recall that the terminal voltage VTER is independent of both the memory supply voltage VDD1 and the memory controller supply voltage VDD2. Thus, the magnitude of the terminal voltage VTER may be increased to a suitable level regardless of the magnitudes of the memory supply voltage VDD1 and the memory controller supply voltage VDD2. When the magnitude of the terminal voltage VTER is larger than the respective magnitudes of the memory supply voltage VDD1 and the memory controller supply voltage VDD2, the magnitude of the data signal voltage that is transmitted as a logic “1” on the
channel lines channels lines - FIG. 3 illustrates a memory interface system in accordance with still further embodiments of the present invention. As shown in FIG. 3, the
first receiver 104 comprises alevel shifter 34 and adifferential amplifier 32. Thelevel shifter 34 shifts the channel signal voltage of thechannel line 120 to a predetermined level and applies the shifted result to the second input terminal IN2 of thedifferential amplifier 32. The internal circuitry of thelevel shifter 34 may be implemented so that the output of thelevel shifter 34 is equal to the memory supply voltage VDD1 when a logic “1” signal corresponding to the terminal voltage VTER is transmitted on thechannel line 120. - Still referring to FIG. 3, the
second receiver 152 comprises alevel shifter 38 and adifferential amplifier 36. Thelevel shifter 38 shifts the channel signal voltage of thechannel line 110 to a predetermined level and applies the shifted result to the first input terminal IN1 of thedifferential amplifier 36. The internal circuitry of thelevel shifter 38 may be implemented so that the output of thelevel shifter 38 is equal to the memory controller supply voltage VDD2 when a logic “1” signal corresponding to the terminal voltage VTER is transmitted on thechannel line 110. - In accordance with embodiments of the present invention,
level shifters receivers 104 and/or 152, which may be designed based on the respective magnitudes of the supply voltages VDD1 and/or VDD2. Because there is typically little difference between the magnitudes of the supply voltages VDD1 and VDD2 and the terminal voltage VTER, operations of thereceivers first receiver 104 may comprise thelevel shifter 34 so that logic “1” data transmitted on thechannel line 120 may be level shifted to a voltage level corresponding to the memory supply voltage VDD1. Similarly, thesecond receiver 152 may comprise thelevel shifter 38 so that logic “1” data transmitted on thechannel line 110 may be level shifted to a voltage level corresponding to the memory controller supply voltage VDD2.Level shifters - Operations for transmitting and receiving data using memory interface system embodiments in accordance with FIG. 3 are similar to those discussed hereinabove with respect to FIG. 2; therefore, a detailed description will be omitted. The magnitude of the data signal applied to the input terminal IN2 of the
differential amplifier 32 and the magnitude of the data signal applied to the input terminal IN1 of thedifferential amplifier 36 for transmission of a logic “1” do not correspond to the terminal voltage VTER, however, but instead correspond to a level shifted voltage that is output from thelevel shifter circuits - In accordance with embodiments of the present invention, because the supply voltages of a memory and a memory controller are electrically independent from each other and are also electrically independent from a terminal voltage, a computer system comprising the memory and the memory controller may be designed with fewer restrictions in setting supply voltages. Moreover, because the voltages that power the transmitters and receivers of the memory and the memory controller need not be uniformly adjusted, manufacturing costs may be reduced.
- In concluding the detailed description, it should be noted that many variations and modifications can be made to the preferred embodiments without substantially departing from the principles of the present invention. All such variations and modifications are intended to be included herein within the scope of the present invention, as set forth in the following claims.
Claims (24)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2000-24437 | 2000-05-08 | ||
KR1020000024437A KR100322546B1 (en) | 2000-05-08 | 2000-05-08 | Interface system between memory and memory controller using independent supply voltage |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010042216A1 true US20010042216A1 (en) | 2001-11-15 |
US7334137B2 US7334137B2 (en) | 2008-02-19 |
Family
ID=19668179
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/851,277 Expired - Lifetime US7334137B2 (en) | 2000-05-08 | 2001-05-08 | Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller |
Country Status (3)
Country | Link |
---|---|
US (1) | US7334137B2 (en) |
JP (1) | JP2002007309A (en) |
KR (1) | KR100322546B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030208668A1 (en) * | 2002-05-02 | 2003-11-06 | To Hing Y. | Single-ended memory interface system |
US20040268161A1 (en) * | 2003-06-30 | 2004-12-30 | Ross Jason M | Reference voltage generator |
US20080129274A1 (en) * | 2006-11-30 | 2008-06-05 | Kabushiki Kaisha Toshiba | Controller, information processing apparatus and supply voltage control method |
US7612091B2 (en) | 2002-12-20 | 2009-11-03 | Vertex Pharmaceuticals Incorporated | Caspase inhibitors and uses thereof |
US9025694B1 (en) * | 2013-11-13 | 2015-05-05 | Fahad S H Z Alkhaled | (Nx2)-channel bit communication system |
US10454723B1 (en) * | 2018-07-12 | 2019-10-22 | International Business Machines Corporation | Decision feedback equalizer |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008021038A (en) * | 2006-07-11 | 2008-01-31 | Fujitsu Ltd | Clock signal control method in common clock system, and integrated circuit device |
JP5020625B2 (en) | 2006-12-22 | 2012-09-05 | キヤノン株式会社 | Interface circuit |
US8885435B2 (en) * | 2012-09-18 | 2014-11-11 | Silicon Image, Inc. | Interfacing between integrated circuits with asymmetric voltage swing |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5262868A (en) * | 1991-01-14 | 1993-11-16 | Fuji Photo Film Co., Ltd. | Digital electronic still camera with function alarming low voltage of built-in battery of memory card |
US5438281A (en) * | 1992-10-26 | 1995-08-01 | Hitachi, Ltd. | Semiconductor integrated circuit device and data processing system having an interface with reduced parasitic capacitance |
US5450365A (en) * | 1993-05-20 | 1995-09-12 | Fuji Photo Film Co., Ltd. | Memory card control device |
US5910920A (en) * | 1996-10-28 | 1999-06-08 | Micron Technology, Inc. | High speed input buffer |
US6078978A (en) * | 1997-06-20 | 2000-06-20 | Hyundai Electronics Industries Co., Ltd. | Bus interface circuit in a semiconductor memory device |
US6140841A (en) * | 1998-06-29 | 2000-10-31 | Hyundai Electronics Industries Co., Ltd. | High speed interface apparatus |
US6184737B1 (en) * | 1996-08-29 | 2001-02-06 | Fujitsu Limited | Signal transmission with reduced ringing of signals |
US6185145B1 (en) * | 1998-05-22 | 2001-02-06 | Micron Technology, Inc. | Method and apparatus for translating signals |
US6265893B1 (en) * | 1998-09-29 | 2001-07-24 | Intel Corporation | Signal line drivers |
US6701446B2 (en) * | 1997-10-10 | 2004-03-02 | Rambus Inc. | Power control system for synchronous memory device |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0461690A (en) | 1990-06-27 | 1992-02-27 | Nec Corp | Semiconductor integrated circuit |
JPH04271673A (en) * | 1991-02-27 | 1992-09-28 | Fuji Photo Film Co Ltd | Digital electronic still camera |
JPH04281542A (en) | 1991-03-11 | 1992-10-07 | Matsushita Electric Ind Co Ltd | Information processor |
JPH08241240A (en) * | 1995-03-03 | 1996-09-17 | Toshiba Corp | Computer system |
JP3634603B2 (en) * | 1997-12-02 | 2005-03-30 | 株式会社ルネサステクノロジ | Signal transmission circuit |
US6347367B1 (en) * | 1999-01-29 | 2002-02-12 | International Business Machines Corp. | Data bus structure for use with multiple memory storage and driver receiver technologies and a method of operating such structures |
-
2000
- 2000-05-08 KR KR1020000024437A patent/KR100322546B1/en not_active IP Right Cessation
-
2001
- 2001-05-07 JP JP2001136367A patent/JP2002007309A/en active Pending
- 2001-05-08 US US09/851,277 patent/US7334137B2/en not_active Expired - Lifetime
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5262868A (en) * | 1991-01-14 | 1993-11-16 | Fuji Photo Film Co., Ltd. | Digital electronic still camera with function alarming low voltage of built-in battery of memory card |
US5438281A (en) * | 1992-10-26 | 1995-08-01 | Hitachi, Ltd. | Semiconductor integrated circuit device and data processing system having an interface with reduced parasitic capacitance |
US5450365A (en) * | 1993-05-20 | 1995-09-12 | Fuji Photo Film Co., Ltd. | Memory card control device |
US6184737B1 (en) * | 1996-08-29 | 2001-02-06 | Fujitsu Limited | Signal transmission with reduced ringing of signals |
US5910920A (en) * | 1996-10-28 | 1999-06-08 | Micron Technology, Inc. | High speed input buffer |
US6078978A (en) * | 1997-06-20 | 2000-06-20 | Hyundai Electronics Industries Co., Ltd. | Bus interface circuit in a semiconductor memory device |
US6701446B2 (en) * | 1997-10-10 | 2004-03-02 | Rambus Inc. | Power control system for synchronous memory device |
US6185145B1 (en) * | 1998-05-22 | 2001-02-06 | Micron Technology, Inc. | Method and apparatus for translating signals |
US6140841A (en) * | 1998-06-29 | 2000-10-31 | Hyundai Electronics Industries Co., Ltd. | High speed interface apparatus |
US6265893B1 (en) * | 1998-09-29 | 2001-07-24 | Intel Corporation | Signal line drivers |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030208668A1 (en) * | 2002-05-02 | 2003-11-06 | To Hing Y. | Single-ended memory interface system |
US7010637B2 (en) * | 2002-05-02 | 2006-03-07 | Intel Corporation | Single-ended memory interface system |
US7612091B2 (en) | 2002-12-20 | 2009-11-03 | Vertex Pharmaceuticals Incorporated | Caspase inhibitors and uses thereof |
US20040268161A1 (en) * | 2003-06-30 | 2004-12-30 | Ross Jason M | Reference voltage generator |
WO2005006161A2 (en) * | 2003-06-30 | 2005-01-20 | Intel Corporation | Reference voltage generator |
WO2005006161A3 (en) * | 2003-06-30 | 2005-06-30 | Intel Corp | Reference voltage generator |
US7016249B2 (en) | 2003-06-30 | 2006-03-21 | Intel Corporation | Reference voltage generator |
US20080129274A1 (en) * | 2006-11-30 | 2008-06-05 | Kabushiki Kaisha Toshiba | Controller, information processing apparatus and supply voltage control method |
US7984310B2 (en) * | 2006-11-30 | 2011-07-19 | Kabushiki Kaisha Toshiba | Controller, information processing apparatus and supply voltage control method |
US9025694B1 (en) * | 2013-11-13 | 2015-05-05 | Fahad S H Z Alkhaled | (Nx2)-channel bit communication system |
US20150131755A1 (en) * | 2013-11-13 | 2015-05-14 | Fahad S.H.Z. Alkhaled | (Nx2)-CHANNEL BIT COMMUNICATION SYSTEM |
US10454723B1 (en) * | 2018-07-12 | 2019-10-22 | International Business Machines Corporation | Decision feedback equalizer |
Also Published As
Publication number | Publication date |
---|---|
KR100322546B1 (en) | 2002-03-18 |
KR20010102781A (en) | 2001-11-16 |
JP2002007309A (en) | 2002-01-11 |
US7334137B2 (en) | 2008-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6853213B2 (en) | Input/output circuit, reference-voltage generating circuit, and semiconductor integrated circuit | |
US6859414B2 (en) | Data input device in semiconductor memory device | |
US5872737A (en) | Semiconductor integrated circuit device in which influence of power supply noise on internal circuitry during operation of input/output buffer is prevented | |
US20050225364A1 (en) | High speed low power input buffer | |
US8953400B2 (en) | Data control circuit | |
US7791958B2 (en) | Pseudo differential output buffer, memory chip and memory system | |
US7334137B2 (en) | Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller | |
US20080316840A1 (en) | Input/output line sense amplifier and semiconductor memory device using the same | |
KR940007640B1 (en) | Data transimitting circuit having common input/output line | |
US7010637B2 (en) | Single-ended memory interface system | |
US5331219A (en) | Semiconductor integrated circuit with selective interfacing on different interface levels | |
US8183898B2 (en) | Apparatus for supplying voltage free noise and method of operation the same | |
US6320417B1 (en) | Multiple-bit, current mode data bus | |
US6025751A (en) | Self-bootstrapping word-line driver circuit and method | |
KR930003143A (en) | Data transmission circuit with divided input and output lines | |
US6442077B2 (en) | Controlling reading from and writing to a semiconductor memory device | |
US8786320B2 (en) | Signal input circuit and semiconductor device having the same | |
KR100292404B1 (en) | Multiple using input circuit and method using the same | |
US6542011B2 (en) | Driver circuit, receiver circuit, and semiconductor integrated circuit device | |
US6917550B2 (en) | Semiconductor memory device | |
US20040027179A1 (en) | Dual mode data output buffers and methods of operating the same | |
US5822260A (en) | Semiconductor memory device | |
JP2792256B2 (en) | Semiconductor memory | |
US20030007390A1 (en) | Data output circuit of a memory device | |
KR100413594B1 (en) | Output buffer circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS, CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JUNG, TAE-SUNG;SO, BYUNG-SE;REEL/FRAME:011792/0347 Effective date: 20010425 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |