US20010036117A1 - Circuit and method for refreshing data stored in a memory cell - Google Patents
Circuit and method for refreshing data stored in a memory cell Download PDFInfo
- Publication number
- US20010036117A1 US20010036117A1 US09/802,781 US80278101A US2001036117A1 US 20010036117 A1 US20010036117 A1 US 20010036117A1 US 80278101 A US80278101 A US 80278101A US 2001036117 A1 US2001036117 A1 US 2001036117A1
- Authority
- US
- United States
- Prior art keywords
- refresh
- circuit
- clock
- data
- during
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4061—Calibration or ate or cycle tuning
Definitions
- the invention relates generally to integrated circuits (ICs), and more particularly to an IC that includes an improved circuit and implements an improved method for refreshing data stored in a memory cell.
- ICs integrated circuits
- Such a circuit and method allow a significant decrease in the refresh frequency, and thus a significant decrease in power consumption, while the IC is in a self-refresh mode.
- a volatile memory cell such as a dynamic-random-access-memory (DRAM) cell
- DRAM dynamic-random-access-memory
- a sense amplifier reads the data stored in the memory cell and then writes the same data back into the cell. More specifically, the cell stores a signal level, such as a voltage level, that represents the value of the stored data. For example, a voltage level of Vdd often represents a data value of logic 1, and a voltage level of ground (0 V) often represents a data value of logic 0.
- a signal level such as a voltage level
- Vdd often represents a data value of logic 1
- V voltage level of ground
- a voltage level of Vdd (logic 1) may decay toward 0 V (logic 0), and if not maintained, may eventually become close enough to 0 V to represent logic 0 instead of logic 1.
- the IC containing the memory cell implements a refresh cycle during which the sense amplifier receives the signal level from the cell, amplifies the signal level to its full value (i.e., Vdd for logic 1 and 0 V for logic 0), and provides the full signal level to the cell for storage.
- the electronic system incorporating the IC periodically issues an auto-refresh command to refresh the cell.
- the IC may include multiple rows of memory cells and a refresh address counter that indicates the row to be refreshed.
- Each auto-refresh command causes the IC to implement a respective auto-refresh cycle during which the IC refreshes the cells in the addressed row and increments or decrements the counter by one. After all of the rows have been refreshed, the counter “turns over” so that the IC can continue to refresh the rows.
- the IC manufacturer specifies the maximum refresh period that can elapse between successive refreshes of a memory cell. For example, suppose that the IC must refresh each memory cell at least once every 64 milliseconds (ms), includes 4,096 (4 k) rows of memory cells, and refreshes an entire row during each refresh cycle. Then, to insure that no memory cells lose their respective data, the system must execute at least 4,096 auto-refresh commands (one for each row) every 64 ms. The system can issue these auto-refresh commands all at once (burst auto refresh), or can distribute them over the 64 ms refresh period (distributed auto refresh).
- the IC manufacture specifies the minimum duration that the system must allow for each refresh cycle. Therefore, once the system issues an auto-refresh command, it must wait at least this minimum duration before issuing another command to the IC. For example, if the IC takes 70 nanoseconds (ns) to implement a refresh cycle, then the system must wait at least 70 ns after issuing an auto-refresh command before issuing another command to the IC.
- the manufacturer often specifies the shortest possible duration for each refresh cycle. Often, this duration is too short to allow the IC to refresh a memory cell to its full signal level. As discussed below, this may require the IC manufacturer to specify a shorter refresh period between successive refreshes of a memory cell. Also as discussed below, a shorter refresh period requires the memory to issue internal refresh commands more frequently during the self-refresh mode, and thus may cause the IC to draw more power during a self-refresh mode.
- FIG. 1 is a plot of the broken-line charge/discharge curves 10 and 12 for a memory cell that the IC only partially refreshes. That is, the IC implements a refresh cycle that is too short to allow the memory cell to acquire a full signal level.
- Vdd/2 is the threshold level between logic 1 and logic 0.
- a memory cell storing a logic 1—which here corresponds to Vdd— is coupled to the respective digit line to begin the refresh cycle. Because the digit line is capacitive, the cell voltage drops and the digit-line voltage—which is represented by the solid curve 11 —rises to a starting voltage Vs1.
- Trefresh is a portion of the total refresh-cycle time. For example, if the refresh-cycle time is 70 ns, Trefresh may be 60 ns. As shown, Trefresh isn't long enough for the IC to fully charge the memory cell to Vdd. Consequently, the IC can only partially charge the memory cell to V1, which is lower than Vdd. For example, V1 may be 100-300 millivolts (mV) lower than Vdd.
- the memory cell discharges to Vdd/2 over a discharge time Tdischarge, which is proportional to V1.
- Tdischarge the discharge time
- the system issues a self-refresh command that causes the IC to enter a self-refresh mode.
- a self-refresh mode which is typically a low-power mode of the IC—the IC typically ignores all system commands (other than a “wake-up” command) and performs few if any functions other than automatically refreshing the memory cells. Because it ignores auto-refresh commands during the self-refresh mode, the IC includes self-refresh circuitry that automatically implements self-refresh cycles during the self-refresh mode. Except for the automatic implementation, the self-refresh cycles are similar to auto-refresh cycles.
- FIG. 2 is a plot of the peak and average currents that the IC draws during a self-refresh mode.
- the peak current Ipeak is the total refresh current that the IC draws during a respective self-refresh cycle to recharge the memory cell or cells being refreshed.
- Each self-refresh cycle has the refresh time Trefresh during which the IC draws the refresh current.
- the average current lavg is proportional to Ipeak, Trefresh, and the IC's power consumption, and is inversely proportional to Trefper.
- the IC designers often reduce the average current lavg by designing the IC to implement the longest possible self-refresh period between successive self-refreshes of a memory cell.
- the designers may design the IC such that the self-refresh period is approximately 82 ms, which corresponds to Trefper ⁇ 20 ⁇ s during a self-refresh mode.
- an IC in one aspect of the invention, includes a memory array having memory cells for storing data.
- the memory array refreshes the data stored in each memory cell during a respective refresh cycle of a refresh mode.
- the IC also includes a refresh circuit that is coupled to the memory array, that during a first portion of the refresh mode implements a first series of refresh cycles in the memory array at a first frequency, and that during a second portion of the refresh mode implements a second series of refresh cycles in the memory array at a second frequency.
- an IC in another aspect of the invention, includes a memory array and refresh circuit.
- the refresh circuit implements in the memory array a refresh cycle having a refresh portion of a first duration
- the refresh circuit implements a refresh cycle having a refresh portion of a second duration.
- such an IC can achieve a high-speed rating by implementing relatively fast auto-refresh cycles during normal operation and can achieve power savings during a self-refresh mode by implementing longer Trefper times between self-refresh cycles.
- FIG. 1 is a graph of the charge/discharge curves for a memory cell that is only partially refreshed during a conventional refresh cycle.
- FIG. 2 is a graph of the peak and average currents drawn by a conventional IC during a self-refresh mode.
- FIG. 3 is a block diagram of a refresh circuit and a memory array according to an embodiment of the invention.
- FIG. 4 is a graph of the charge/discharge curves for a memory cell that is refreshed by the refresh circuit of FIG. 3 during a self-refresh mode.
- FIG. 5 is a graph of the peak burst, peak maintenance, and average currents drawn during a self-refresh mode by an IC that includes the refresh circuit of FIG. 3.
- FIG. 6 is a timing diagram for an embodiment of the refresh circuit of FIG. 3.
- FIG. 7 is a schematic diagram of an embodiment of the reset circuit of FIG. 3.
- FIG. 8 is a schematic diagram of an embodiment of the frequency-control circuit of FIG. 3.
- FIG. 9 is a schematic block diagram of an embodiment of the refresh clock generator of FIG. 3.
- FIG. 10 is a timing diagram for an embodiment of the refresh clock generator of FIG. 9.
- FIG. 11 is a schematic block diagram of an embodiment of the sense-amplifier control circuit of FIG. 3.
- FIG. 12 is a block diagram of an embodiment of a memory circuit that includes the refresh circuit and memory array of FIG. 3.
- FIG. 13 is a block diagram of an embodiment of an electronic system that includes the memory circuit of FIG. 12.
- FIG. 3 is a block diagram of refresh circuit 20 for implementing a self-refresh mode in a memory array 22 .
- the circuit 20 and the array 22 are part of an IC that receives a SELF-REFRESH signal from the system in which it is installed.
- the circuit 20 implements a self-refresh mode that has an initial burst portion to fully refresh all of the memory cells in the array 22 and that has a subsequent maintenance portion to refresh the cells at the maximum possible self-refresh period.
- Trefper FIG. 2
- the circuit 20 includes a reset circuit 24 for generating a REFRESH signal in response to SELF-REFRESH.
- a refresh clock-frequency control circuit 26 generates a FREQUENCY CONTROL signal that has a first state during the initial burst portion of the self-refresh mode and that has a second state during the subsequent maintenance portion of the self-refresh mode.
- a refresh clock generator 28 generates a CLOCK signal that has a relatively high burst frequency during the burst portion of the self-refresh mode and a relatively low maintenance frequency during the maintenance portion.
- the CLOCK signal is not the same as the external clock signal received by the IC that incorporates the refresh circuit 20 . Therefore, “CLOCK” refers to the signal generated by the generator 28 unless stated otherwise.
- a refresh address generator 30 addresses the memory cell, row of memory cells, or column of memory cells to be refreshed during a respective self-refresh cycle.
- the generator 30 is a counter that resets to an initial address at the beginning of the self-refresh mode and then increments/decrements the address once during each period of CLOCK.
- a sense-amplifier control circuit 32 controls the length of the Trefresh (FIG. 1 and FIG. 4) time during self-refresh to allow full refresh of the memory cells in the array 22 .
- the control circuit 32 may also control the length of the Trefresh time during auto-refresh, and may control the sense-amplifier on time during read and write cycles. Specifically, during a self-refresh mode, the control circuit 32 activates the respective ones of the sense amplifiers 34 in the memory array 22 for a predetermined Trefresh time during each self-refresh cycle Trefper. Trefper is synonymous with the self-refresh cycle in this disclosure.
- the control circuit 32 activates the respective sense amplifiers 34 for a Trefresh time of approximately 80 ns during each Trefper such that these sense amplifiers have sufficient time to fully refresh the respective memory cells.
- the control circuit 32 also controls the length of the Trefresh time during an auto-refresh cycle
- the control circuit 32 activates the sense amplifiers 34 for a Trefresh time that is significantly shorter than the Trefresh time during the self-refresh mode.
- the auto-refresh Trefresh time may be 60 ns, which may be insufficient to allow the sense amplifiers 34 to fully refresh the respective memory cells. This shorter auto-refresh Trefresh time, however, allows the IC to achieve a higher speed rating by decreasing the auto-refresh cycle time. That is to say, the auto-refresh is completed sooner and the IC is ready for a new instruction.
- FIG. 4 is a graph of charge/discharge curves 34 and 36 for a memory cell of the array 22 (FIG. 3) that is fully refreshed during a self-refresh cycle implemented by the refresh circuit 20 (FIG. 3). Fully refreshing the memory cell significantly increases Tdischarge, and thus allows the refresh circuit 20 to significantly increase the distributed self-refresh refresh Trefper during the maintenance portion of the self-refresh mode.
- FIG. 5 is a graph of the peak current Ipeak during the burst and maintenance portions of the self-refresh mode implemented by the circuit 20 (FIG. 3) and the average current lavg during the maintenance portion.
- the circuit 20 implements one self-refresh cycle after another to fully refresh all the memory cells fast enough to prevent corruption of the stored data. For example, if the Trefresh time of each cycle is 80 ns as discussed above, then each refresh cycle Trefper is approximately 90-100 ns. For 4096 rows, the burst portion is thus approximately 400 ⁇ s long, which is fast enough to prevent data loss.
- Trefper for the circuit 20 is approximately 30 ⁇ s as compared to approximately 20 ⁇ s for prior-art ICs. This corresponds to a 20% to 30% decrease in the IC's power consumption during the maintenance portion of the self-refresh mode.
- the IC's power consumption is higher during the burst portion of the self-refresh mode, one typically starts to realize a power savings after the circuit 20 has been in the self-refresh mode long enough to refresh all of the memory cells one time. This power savings increases the longer the IC remains in the self-refresh mode.
- the system initiates a self-refresh mode in the IC by transitioning SELF REFRESH from logic 0 to logic 1.
- the reset circuit 24 transitions RESET from logic 0 to logic 1 for a predetermined time.
- the address generator 30 resets to an initial address such as 0.
- the control circuit 32 In response to the rising edges of CLOCK and the logic 1 for SELF REFRESH, the control circuit 32 generates ROW-LINE ON pulses that fire the respective addressed rows in the array 22 .
- the control circuit 32 also generates SENSE-AMP CONTROL pulses having widths of Trefresh, which in one embodiment is approximately 80 ns as stated above to allow the sense amplifiers 34 to fully refresh the memory cells in the array 22 .
- the rising edges of the ROW-LINE ON pulses are typically 5-15 ns before the rising edges of the respective SENSE-AMP CONTROL pulses to allow time for the addressed row to fire before the sense amplifiers 34 are activated.
- the control circuit 32 also generates ROW-LINE OFF pulses that turn off the addressed rows to end the respective self-refresh cycles.
- the ROW-LINE ON pulse fires ROW 0 of the array 22
- the SENSE-AMP CONTROL pulse causes the sense amplifiers 34 to refresh the memory cells in ROW 0.
- the address generator 30 increments the row address by one so that the circuit 20 refreshes subsequent rows of memory cells in a similar manner.
- the frequency control circuit 26 transitions FREQUENCY CONTROL from logic 1 to logic 0.
- the clock generator 28 generates CLOCK at a maintenance frequency F2, which is significantly lower than the burst frequency F1, to enter the maintenance portion of the self-refresh mode.
- the maintenance portion is similar to the burst portion except for the lower CLOCK frequency F2, and lasts until the system “wakes up” the IC by transitioning SELF REFRESH back to logic 0.
- the maintenance frequency F2 allows the IC to draw less average current during the maintenance portion of the self-refresh mode, and thus allows the IC to consume less power than prior-art ICs during the self-refresh mode.
- the sense amplifiers 34 refresh the last row, ROW X, in response to the first rising edge of CLOCK in the maintenance portion. That is, ROW X is not refreshed during the burst portion. But this causes no data loss because ROW X is still refreshed well before the data stored in its cells becomes corrupted.
- the refresh circuit 20 may refresh some but not all of the rows during the burst portion of the self-refresh mode. The actual number of rows refreshed during the burst portion is unimportant as long as enough rows are refreshed so that all of the cells in the array 22 can be fully refreshed within the specified refresh period.
- the circuit 20 may gradually decrease the CLOCK frequency until it reaches the minimum frequency F2. This gradual technique, however, may take longer than the described burst-maintenance technique to realize a power savings.
- FIG. 7 is a schematic diagram of an embodiment of the refresh circuit 24 of FIG. 3.
- the refresh circuit is a “one-shot” that includes an inverter 40 , which receives SELF REFRESH and which is serially connected to a delay circuit 42 .
- a NAND gate 44 has one input coupled to the output of the circuit 42 and another input that receives SELF REFRESH.
- the output of the NAND gate 44 is coupled to the input of an inverter 46 , which generates RESET.
- RESET equals logic 0 and SELF REFRESH has equaled logic 0 for a significant length of time.
- the delay element 42 maintains its output at logic 1 for a delay period, which equals approximately 1-2 ns in one embodiment.
- the inputs to the NAND gate 44 are temporarily both at logic 1, the NAND gate generates a logic 0, and the inverter 46 generates logic 1 for RESET.
- the logic 0 at the output of the inverter 40 propagates to the output of the delay 42 , the NAND gate 44 generates logic 1, and the inverter 46 generates logic 0 for RESET.
- FIG. 8 is a schematic diagram of an embodiment of the frequency control circuit 26 of FIG. 3.
- FREQUENCY CONTROL equals logic 1 regardless of the values of the address bits A 0 -A n from the address generator 30 .
- the refresh circuit 20 starts with the burst portion.
- the circuit 26 transitions FREQUENCY CONTROL to logic 0, thus ending the burst portion and beginning the maintenance portion of the self-refresh mode.
- this last address is all of the address bits A 0 -A n equaling logic 1, although the circuit 26 can be designed to recognize any address as the last address.
- an inverter 48 and NAND gate 50 each generates logic 1 and an inverter 52 generates logic 0.
- This logic 0 causes a NAND gate 54 to generate logic 1 regardless of the address-dependent logic value generated by a NOR gate 56 .
- a NAND gate 58 generates logic 1 for FREQUENCY CONTROL regardless of the logic value generated by a NAND gate 60 , which is coupled to the NAND gate 58 in a sequential configuration.
- the inverter 48 After SELF REFRESH transitions to logic 1 and RESET transitions to logic 1 and back to logic 0, but before the address generator 30 reaches the last address, the inverter 48 generates logic 1, the NAND gate 50 generates logic 0, and the inverter 52 generates logic 1. Because the address generator 30 has not reached the last address, at least one of the address bits A 0 -A n equals logic 0. Thus, at least one of the NAND gates 62 0 - 62 y , which each receive a respective pair of the address bits A 0 -A n , outputs logic 1, and the NOR gate 56 outputs logic 0. This logic 0 causes the NAND gate 54 to continue to generate a logic 1. Because FREQUENCY CONTROL also equals logic 1, the NAND gate 60 generates logic 0, which causes the NAND gate 58 to maintain FREQUENCY CONTROL at logic 1.
- FIG. 9 is a schematic block diagram of the clock generator 28 of FIG. 3.
- the generator 28 includes a self-refresh oscillator 64 for receiving SELF REFRESH and for generating a burst clock signal CLOCK 1 having the burst frequency F1 if SELF REFRESH equals logic 1.
- the oscillator 64 is a conventional ring oscillator.
- the generator 28 also includes a maintenance oscillator 66 for generating a maintenance clock signal CLOCK 2 having the maintenance frequency F2.
- a multiplexer 68 receives FREQUENCY CONTROL, couples CLOCK 1 to the clock output terminal 69 as CLOCK if FREQUENCY CONTROL equals logic 1, and couples CLOCK 2 to the clock output terminal 69 as CLOCK if FREQUENCY CONTROL equals logic 0.
- the multiplexer 68 includes an inverter 70 and conventional switch circuits 72 and 74 .
- SELF REFRESH equals logic 0, which deactivates the burst oscillator 64 .
- FREQUENCY CONTROL equals logic 1, which activates the switch circuit 74 to couple CLOCK 1 to the terminal 69 as CLOCK. But because the burst oscillator 64 is inactive, then both CLOCK 1 and CLOCK are at a constant logic value, here logic 0.
- SELF REFRESH transitions to logic 1, which activates the burst oscillator 64 to generates CLOCK 1 .
- FREQUENCY CONTROL is logic 1, which deactivates the switch circuit 72 and activates the switch circuit 74 to couple CLOCK 1 to the terminal 69 as CLOCK.
- FREQUENCY CONTROL transitions to logic 0 to enter the maintenance portion of the self-refresh mode. This deactivates the switch circuit 74 and activates the switch circuit 72 to couple CLOCK 2 to the terminal 69 as CLOCK.
- SELF REFRESH transitions to logic 0 to end the self-refresh mode
- FREQUENCY CONTROL transitions to logic 1 in preparation of the next self-refresh mode.
- FIG. 11 is a block diagram of an embodiment of the sense-amplifier control circuit 32 of FIG. 3.
- the circuit 32 generates SENSE-AMP CONTROL during both auto-refresh and self-refresh cycles as well as during non-refresh cycles such as normal read and write cycles.
- the circuit 32 includes a RAS circuit 80 , which during non-refresh operation generates the SENSE-AMP CONTROL, ROW-LINE ON, and NON-REFRESH ROW-LINE OFF signals in response to the ACTIVATE and PRECHARGE signals in a conventional manner.
- the control circuit 32 uses a feedback loop that includes the RAS circuit 80 , an auto-refresh delay circuit 82 , a self-refresh delay circuit 84 , and a multiplexer 86 .
- the rising-edge (logic 0 to logic 1) and falling-edge (logic 1 to logic 0) feedback delays of the loop respectively set the pulse width Trefresh of SENSE-AMP CONTROL and the pulse width of ROW-LINE OFF as discussed below.
- the circuit 80 receives SELF-REFRESH, CLOCK, and REFRESH ROW-LINE OFF, which is the feedback signal. During a refresh mode, the circuit 80 generates the ROW-LINE ON and SENSE-AMP CONTROL pulses in response to SELF-REFRESH and CLOCK.
- the auto-refresh delay circuit 82 which is a single-edge delay circuit, delays the rising edge of SENSE-AMP CONTROL for a period that equals the refresh time of an auto-fresh cycle, and imparts little or no delay to the falling edge of SENSE-AMP CONTROL.
- the self-refresh delay circuit 84 which is also a single-edge delay circuit, further delays the rising edge of SENSE-AMP CONTROL for an additional period during a self-refresh cycle, and imparts little or no additional delay to the falling edge of SENSE-AMP CONTROL.
- the sums of the rising-edge delays introduced by the auto-refresh and self-refresh delay circuits 82 and 84 equals the refresh time during a self-refresh cycle.
- the self-refresh delay circuit 84 extends the Trefresh time during a self-refresh cycle to allow full refresh of the memory cells in the array 22 (FIG. 3).
- the multiplexer 86 includes conventional switch circuits 88 and 90 , which receive SELF REFRESH, bypass the self-refresh delay circuit 84 during an auto-refresh cycle, couple the circuit 84 into the feedback loop during a self-refresh mode, and generate REFRESH ROW-LINE OFF on an output terminal 91 .
- a multiplexer 92 includes conventional switch circuits 94 and 96 , which receive a REFRESH signal, couple NON-REFRESH ROW-LINE OFF to the array 22 as the ROW-LINE OFF signal during a non-refresh mode, and couple REFRESH ROW-LINE OFF to the array 22 as the ROW-LINE OFF signal during both a self-refresh and an auto-refresh mode.
- the rising edge of CLOCK triggers the RAS circuit 80 to generate the rising edge of ROW-LINE ON, which fires the row to be refreshed.
- the circuit 80 After a time sufficient to allow the firing signal to propagate to the end of the fired row line, the circuit 80 generates the rising edge of SENSE-AMP CONTROL, which turns on the appropriate ones of the sense amps 34 (FIG. 3). Because SELF REFRESH equals logic 0, the switch circuit 88 is inactive and the switch circuit 90 is active.
- the active switch circuit 90 directly couples the output of the auto-refresh delay circuit 82 to the multiplexer output terminal 91 .
- the rising edge of SENSE-AMP CONTROL propagates to the output of the auto-refresh delay circuit 82 .
- the switch circuit 90 In response to this rising edge, the switch circuit 90 generates the rising edge of REFRESH ROW-LINE OFF, which turns off the fired row while the sense amps 34 are on. This rising edge also resets the circuit 80 , which, after an inherent internal delay time, generates the falling edge of SENSE-AMP CONTROL, which turns off the sense amps 34 . Because the auto-refresh delay circuit 82 provides little or no falling-edge delay, the switch circuit 90 generates the falling edge of REFRESH ROW-LINE OFF soon after the falling edge of SENSE-AMP CONTROL. The circuit 80 is now reset until it receives another rising edge of CLOCK.
- the rising- and falling-edge delays of the RAS circuit 80 are approximately 15 ns
- the rising- and falling-edge delays of the auto-refresh delay circuit 82 are approximately 45 ns and 3-5 ns, respectively
- the rising- and falling-edge delays of the switch circuit 90 are less than 1 ns. Therefore, in this embodiment, the total rising-edge delay, i.e., refresh time Trefresh (FIG. 6), during an auto-refresh cycle is approximately 60 ns.
- the operation of the sense-amplifier control circuit 32 is similar except that SENSE-AMP CONTROL propagates through both the auto-refresh and self-refresh delay circuits 82 and 84 .
- the rising edge of CLOCK triggers the RAS circuit 80 to generate the rising edge of ROW-LINE ON, which fires the row to be refreshed.
- the circuit 80 After a time sufficient to allow the firing signal to propagate to the end of the fired row line, the circuit 80 generates the rising edge of SENSE-AMP CONTROL, which turns on the appropriate ones of the sense amps 34 (FIG. 3). Because SELF REFRESH equals logic 1, the switch circuit 90 is inactive and the switch circuit 88 is active.
- the active switch circuit 88 directly couples the output of the self-refresh delay circuit 84 to the multiplexer output terminal 91 .
- the rising edge of SENSE-AMP CONTROL propagates through the auto-refresh and self-refresh delay circuits 82 and 84 to the input of the switch circuit 88 .
- the switch circuit 88 In response to this rising edge at its input, the switch circuit 88 generates the rising edge of REFRESH ROW-LINE OFF, which turns off the fired row while the sense amps 34 are on. This rising edge also resets the circuit 80 , which, after an inherent internal delay time, generates the falling edge of SENSE-AMP CONTROL, which turns off the sense amps 34 .
- the switch circuit 88 Because the auto-refresh and self-refresh delay circuits 82 and 84 provide little or no falling-edge delays, the switch circuit 88 generates the falling edge of REFRESH ROW-LINE OFF soon after the falling edge of SENSE-AMP CONTROL. The circuit 80 is now reset until it receives another rising edge of CLOCK.
- the rising- and falling-edge delays of the self-refresh delay circuit 84 are approximately 20 ns and 3-5 ns, respectively, and the rising- and falling-edge delays of the switch circuit 88 are less than 1 ns. Therefore, in this embodiment, the total rising-edge delay, i.e., refresh time Trefresh (FIG. 6), during a self-refresh cycle is approximately 80 ns, which is approximately 20 ns longer than during an auto-refresh cycle. This extra 20 ns is sufficient to allow the sense amplifiers 34 (FIG. 3) to fully refresh the memory cells in the array 22 ! That is, this extra 20 ns allows sufficient time to charge a cell to the maximum voltage Vdd or to discharge the cell to the minimum voltage 0.
- refresh time Trefresh FIG. 6
- FIG. 12 is a block diagram of an embodiment of a memory circuit 100 , which includes the refresh circuit 20 of FIG. 3.
- the memory circuit 100 includes an address register 102 , which receives an address from an ADDRESS bus.
- a control logic circuit 104 receives an external clock (CLK) signal, and receives clock enable (CKE), chip select, chip select (CS), row address strobe (RAS), column address strobe (CAS), write enable (WE), and the SELF REFRESH signals from the COMMAND bus, and communicates with the other circuits of the memory device 100 .
- the control circuit 104 includes the refresh circuit 20 , although the refresh circuit 20 may be located elsewhere in other embodiments.
- a row address multiplexer 106 receives the address signal from the address register 102 and provides the row address to the row-address latch-and-decode circuits 108 a and 108 b for the memory bank 110 a or 110 b , respectively.
- the row-address latch-and-decode circuits 108 a and 108 b activate the word lines of the addressed rows of memory cells in the memory banks 120 a and 120 b , respectively.
- Read/write circuits 112 a and 112 b read data from the addressed memory cells in the memory banks 110 a and 110 b , respectively, during a read cycle, and write data to the addressed memory cells during a write cycle.
- a column-address latch-and-decode circuit 114 receives the address from the address register 102 and provides the column address of the selected memory cells to the read/write circuits 112 a and 112 b .
- the address register 102 , the row-address multiplexer 106 , the row-address latch-and-decode circuits 108 a and 108 b , and the column-address latch-and-decode circuit 114 can be collectively referred to as an address decoder.
- a data input/output (I/O) circuit 116 includes a plurality of input buffers 118 .
- the buffers 108 receive and store data from the DATA bus, and the read/write circuits 112 a and 112 b provide the stored data to the memory banks 110 a and 100 b , respectively.
- the data I/O circuit 116 also includes a plurality of output drivers 120 .
- the read/write circuits 112 a and 112 b provide data from the memory banks 110 a and 110 b , respectively, to the drivers 120 , which in turn provide this data to the DATA bus.
- the memory device 100 may also include an optional charge pump 126 , which steps up the power-supply voltage V DD to a voltage V DDP .
- the pump 126 generates V DDP approximately 1-1.5 V higher than V DD .
- the memory circuit 100 may also use V DDP to conventionally overdrive selected internal transistors.
- FIG. 13 is a block diagram of an electronic system 130 , such as a computer system, that incorporates the memory circuit 100 of FIG. 12.
- the system 130 includes computer circuitry 132 for performing computer functions, such as executing software to perform desired calculations and tasks.
- the circuitry 132 typically includes a processor 134 and the memory circuit 100 , which is coupled to the processor 134 .
- One or more input devices 136 such as a keyboard or a mouse, are coupled to the computer circuitry 132 and allow an operator (not shown) to manually input data thereto.
- One or more output devices 138 are coupled to the computer circuitry 132 to provide to the operator data generated by the computer circuitry 132 . Examples of such output devices 138 include a printer and a video display unit.
- One or more data-storage devices 140 are coupled to the computer circuitry 132 to store data on or retrieve data from external storage media (not shown). Examples of the storage devices 140 and the corresponding storage media include drives that accept hard and floppy disks, tape cassettes, and compact disk read-only memories (CD-ROMs).
- the computer circuitry 132 includes address data and command buses and a clock line that are respectively coupled to the ADDRESS, DATA, and COMMAND buses, and the CLK line of the memory circuit 100 .
Abstract
Description
- The invention relates generally to integrated circuits (ICs), and more particularly to an IC that includes an improved circuit and implements an improved method for refreshing data stored in a memory cell. Such a circuit and method allow a significant decrease in the refresh frequency, and thus a significant decrease in power consumption, while the IC is in a self-refresh mode.
- System designers continually push IC manufactures to design ICs, such as volatile-memory ICs, that have lower power requirements, particularly during low-power, i.e., “sleep”, modes. Unfortunately, as discussed below, it is difficult for IC manufacturers to reduce the sleep-mode power consumed by ICs that include volatile memory cells.
- Because the data stored in a volatile memory cell—such as a dynamic-random-access-memory (DRAM) cell—degrades relatively quickly, the data must be periodically refreshed. Therefore, an IC that includes one or more volatile memory cells periodically implements refresh cycles.
- During a typical refresh cycle, a sense amplifier reads the data stored in the memory cell and then writes the same data back into the cell. More specifically, the cell stores a signal level, such as a voltage level, that represents the value of the stored data. For example, a voltage level of Vdd often represents a data value of
logic 1, and a voltage level of ground (0 V) often represents a data value oflogic 0. Unfortunately, well-known phenomena such as memory-cell leakage cause this signal level to decay over time. If this signal level is not maintained, then it may decay to a point where it represents a data value different than the data value originally stored in the memory cell. For example, a voltage level of Vdd (logic 1) may decay toward 0 V (logic 0), and if not maintained, may eventually become close enough to 0 V to representlogic 0 instead oflogic 1. To maintain the stored signal level, the IC containing the memory cell implements a refresh cycle during which the sense amplifier receives the signal level from the cell, amplifies the signal level to its full value (i.e., Vdd forlogic 1 and 0 V for logic 0), and provides the full signal level to the cell for storage. - During normal operation of an IC that contains a volatile memory cell, the electronic system incorporating the IC periodically issues an auto-refresh command to refresh the cell. For example, the IC may include multiple rows of memory cells and a refresh address counter that indicates the row to be refreshed. Each auto-refresh command causes the IC to implement a respective auto-refresh cycle during which the IC refreshes the cells in the addressed row and increments or decrements the counter by one. After all of the rows have been refreshed, the counter “turns over” so that the IC can continue to refresh the rows.
- To insure that the system issues auto-refresh commands frequently enough to prevent the memory cells from losing their respective data, the IC manufacturer specifies the maximum refresh period that can elapse between successive refreshes of a memory cell. For example, suppose that the IC must refresh each memory cell at least once every 64 milliseconds (ms), includes 4,096 (4 k) rows of memory cells, and refreshes an entire row during each refresh cycle. Then, to insure that no memory cells lose their respective data, the system must execute at least 4,096 auto-refresh commands (one for each row) every 64 ms. The system can issue these auto-refresh commands all at once (burst auto refresh), or can distribute them over the 64 ms refresh period (distributed auto refresh).
- Furthermore, to insure that the refresh cycles are long enough to allow the IC to adequately refresh a memory cell, the IC manufacture specifies the minimum duration that the system must allow for each refresh cycle. Therefore, once the system issues an auto-refresh command, it must wait at least this minimum duration before issuing another command to the IC. For example, if the IC takes 70 nanoseconds (ns) to implement a refresh cycle, then the system must wait at least 70 ns after issuing an auto-refresh command before issuing another command to the IC.
- To increase the speed rating—and thus the price—of the IC, the manufacturer often specifies the shortest possible duration for each refresh cycle. Often, this duration is too short to allow the IC to refresh a memory cell to its full signal level. As discussed below, this may require the IC manufacturer to specify a shorter refresh period between successive refreshes of a memory cell. Also as discussed below, a shorter refresh period requires the memory to issue internal refresh commands more frequently during the self-refresh mode, and thus may cause the IC to draw more power during a self-refresh mode.
- FIG. 1 is a plot of the broken-line charge/
discharge curves logic 1 andlogic 0. Referring to thecurve 10, at time t1, a memory cell storing alogic 1—which here corresponds to Vdd—is coupled to the respective digit line to begin the refresh cycle. Because the digit line is capacitive, the cell voltage drops and the digit-line voltage—which is represented by thesolid curve 11—rises to a starting voltage Vs1. Furthermore, because the digit-line capacitance is approximately five times greater than the cell capacitance, the cell voltage drops more than the digit-line voltage rises. Starting at time t2, the IC charges the memory cell over a refresh time Trefresh. Typically, Trefresh is a portion of the total refresh-cycle time. For example, if the refresh-cycle time is 70 ns, Trefresh may be 60 ns. As shown, Trefresh isn't long enough for the IC to fully charge the memory cell to Vdd. Consequently, the IC can only partially charge the memory cell to V1, which is lower than Vdd. For example, V1 may be 100-300 millivolts (mV) lower than Vdd. After Trefresh elapses, the memory cell discharges to Vdd/2 over a discharge time Tdischarge, which is proportional to V1. Thus, the higher V1, the longer Tdischarge, and the lower V1, the shorter Tdischarge. The shorter Tdischarge, the more frequently the IC must refresh the signal level stored in the memory cell, and thus the shorter the maximum refresh period that the IC manufacturer can specify. A similar analysis applies to thecurves cell storing logic 0. - During low-power operation of the system such as during a “sleep” mode, the system issues a self-refresh command that causes the IC to enter a self-refresh mode. During a self-refresh mode—which is typically a low-power mode of the IC—the IC typically ignores all system commands (other than a “wake-up” command) and performs few if any functions other than automatically refreshing the memory cells. Because it ignores auto-refresh commands during the self-refresh mode, the IC includes self-refresh circuitry that automatically implements self-refresh cycles during the self-refresh mode. Except for the automatic implementation, the self-refresh cycles are similar to auto-refresh cycles.
- FIG. 2 is a plot of the peak and average currents that the IC draws during a self-refresh mode. The peak current Ipeak is the total refresh current that the IC draws during a respective self-refresh cycle to recharge the memory cell or cells being refreshed. Each self-refresh cycle has the refresh time Trefresh during which the IC draws the refresh current. And in this example, the self-refresh cycles are evenly distributed throughout the self-refresh period, one every Trefper seconds. For example, Trefresh=60 ns and Trefper=20 microseconds (μs). The average current lavg is proportional to Ipeak, Trefresh, and the IC's power consumption, and is inversely proportional to Trefper.
- To save power in the self-refresh mode, the IC designers often reduce the average current lavg by designing the IC to implement the longest possible self-refresh period between successive self-refreshes of a memory cell. Typically, the designers can lengthen the self-refresh period beyond the specified auto-refresh period, and thus can lengthen Trefper beyond the maximum time specified between evenly distributed auto-refresh cycles. For example, using the above values, if the specified maximum auto-refresh period is 64 ms, then an evenly distributed auto refresh requires one auto-refresh cycle every (64 ms/4096 rows)=15.6 μs. The designers, however, may design the IC such that the self-refresh period is approximately 82 ms, which corresponds to Trefper ˜20 μs during a self-refresh mode.
- Unfortunately, because during normal operation the short auto-refresh cycles prevent the IC from fully refreshing the stored data, the IC designers cannot further lengthen Trefper without risking data corruption during the self-refresh mode.
- In one aspect of the invention, an IC includes a memory array having memory cells for storing data. The memory array refreshes the data stored in each memory cell during a respective refresh cycle of a refresh mode. The IC also includes a refresh circuit that is coupled to the memory array, that during a first portion of the refresh mode implements a first series of refresh cycles in the memory array at a first frequency, and that during a second portion of the refresh mode implements a second series of refresh cycles in the memory array at a second frequency.
- In another aspect of the invention, an IC includes a memory array and refresh circuit. During a first refresh mode, the refresh circuit implements in the memory array a refresh cycle having a refresh portion of a first duration, and during a second refresh mode the refresh circuit implements a refresh cycle having a refresh portion of a second duration.
- Thus, such an IC can achieve a high-speed rating by implementing relatively fast auto-refresh cycles during normal operation and can achieve power savings during a self-refresh mode by implementing longer Trefper times between self-refresh cycles.
- FIG. 1 is a graph of the charge/discharge curves for a memory cell that is only partially refreshed during a conventional refresh cycle.
- FIG. 2 is a graph of the peak and average currents drawn by a conventional IC during a self-refresh mode.
- FIG. 3 is a block diagram of a refresh circuit and a memory array according to an embodiment of the invention.
- FIG. 4 is a graph of the charge/discharge curves for a memory cell that is refreshed by the refresh circuit of FIG. 3 during a self-refresh mode.
- FIG. 5 is a graph of the peak burst, peak maintenance, and average currents drawn during a self-refresh mode by an IC that includes the refresh circuit of FIG. 3.
- FIG. 6 is a timing diagram for an embodiment of the refresh circuit of FIG. 3.
- FIG. 7 is a schematic diagram of an embodiment of the reset circuit of FIG. 3.
- FIG. 8 is a schematic diagram of an embodiment of the frequency-control circuit of FIG. 3.
- FIG. 9 is a schematic block diagram of an embodiment of the refresh clock generator of FIG. 3.
- FIG. 10 is a timing diagram for an embodiment of the refresh clock generator of FIG. 9.
- FIG. 11 is a schematic block diagram of an embodiment of the sense-amplifier control circuit of FIG. 3.
- FIG. 12 is a block diagram of an embodiment of a memory circuit that includes the refresh circuit and memory array of FIG. 3.
- FIG. 13 is a block diagram of an embodiment of an electronic system that includes the memory circuit of FIG. 12.
- FIG. 3 is a block diagram of
refresh circuit 20 for implementing a self-refresh mode in amemory array 22. Typically, thecircuit 20 and thearray 22 are part of an IC that receives a SELF-REFRESH signal from the system in which it is installed. Thecircuit 20 implements a self-refresh mode that has an initial burst portion to fully refresh all of the memory cells in thearray 22 and that has a subsequent maintenance portion to refresh the cells at the maximum possible self-refresh period. Thus, as discussed below, thecircuit 20 allows a significant increase in Trefper (FIG. 2), and thus provides a significant power savings, during the maintenance portion of the self-refresh mode. - The
circuit 20 includes areset circuit 24 for generating a REFRESH signal in response to SELF-REFRESH. - A refresh clock-
frequency control circuit 26 generates a FREQUENCY CONTROL signal that has a first state during the initial burst portion of the self-refresh mode and that has a second state during the subsequent maintenance portion of the self-refresh mode. Arefresh clock generator 28 generates a CLOCK signal that has a relatively high burst frequency during the burst portion of the self-refresh mode and a relatively low maintenance frequency during the maintenance portion. The CLOCK signal, however, is not the same as the external clock signal received by the IC that incorporates therefresh circuit 20. Therefore, “CLOCK” refers to the signal generated by thegenerator 28 unless stated otherwise. - A
refresh address generator 30 addresses the memory cell, row of memory cells, or column of memory cells to be refreshed during a respective self-refresh cycle. In one embodiment, thegenerator 30 is a counter that resets to an initial address at the beginning of the self-refresh mode and then increments/decrements the address once during each period of CLOCK. - A sense-
amplifier control circuit 32 controls the length of the Trefresh (FIG. 1 and FIG. 4) time during self-refresh to allow full refresh of the memory cells in thearray 22. In some embodiments, thecontrol circuit 32 may also control the length of the Trefresh time during auto-refresh, and may control the sense-amplifier on time during read and write cycles. Specifically, during a self-refresh mode, thecontrol circuit 32 activates the respective ones of thesense amplifiers 34 in thememory array 22 for a predetermined Trefresh time during each self-refresh cycle Trefper. Trefper is synonymous with the self-refresh cycle in this disclosure. In one embodiment, thecontrol circuit 32 activates therespective sense amplifiers 34 for a Trefresh time of approximately 80 ns during each Trefper such that these sense amplifiers have sufficient time to fully refresh the respective memory cells. In an embodiment where thecontrol circuit 32 also controls the length of the Trefresh time during an auto-refresh cycle, thecontrol circuit 32 activates thesense amplifiers 34 for a Trefresh time that is significantly shorter than the Trefresh time during the self-refresh mode. For example, the auto-refresh Trefresh time may be 60 ns, which may be insufficient to allow thesense amplifiers 34 to fully refresh the respective memory cells. This shorter auto-refresh Trefresh time, however, allows the IC to achieve a higher speed rating by decreasing the auto-refresh cycle time. That is to say, the auto-refresh is completed sooner and the IC is ready for a new instruction. - FIG. 4 is a graph of charge/discharge curves34 and 36 for a memory cell of the array 22 (FIG. 3) that is fully refreshed during a self-refresh cycle implemented by the refresh circuit 20 (FIG. 3). Fully refreshing the memory cell significantly increases Tdischarge, and thus allows the
refresh circuit 20 to significantly increase the distributed self-refresh refresh Trefper during the maintenance portion of the self-refresh mode. - FIG. 5 is a graph of the peak current Ipeak during the burst and maintenance portions of the self-refresh mode implemented by the circuit20 (FIG. 3) and the average current lavg during the maintenance portion. During the initial burst portion, the
circuit 20 implements one self-refresh cycle after another to fully refresh all the memory cells fast enough to prevent corruption of the stored data. For example, if the Trefresh time of each cycle is 80 ns as discussed above, then each refresh cycle Trefper is approximately 90-100 ns. For 4096 rows, the burst portion is thus approximately 400 μs long, which is fast enough to prevent data loss. During the subsequent maintenance portion of the self-refresh mode, because the cells are now fully refreshed, the distributed self-refresh cycle time Trefper is maximized to lower lavg and thus the power consumed by the IC. For example, in one embodiment, Trefper for thecircuit 20 is approximately 30 μs as compared to approximately 20 μs for prior-art ICs. This corresponds to a 20% to 30% decrease in the IC's power consumption during the maintenance portion of the self-refresh mode. Although the IC's power consumption is higher during the burst portion of the self-refresh mode, one typically starts to realize a power savings after thecircuit 20 has been in the self-refresh mode long enough to refresh all of the memory cells one time. This power savings increases the longer the IC remains in the self-refresh mode. - The operation of the
circuit 20 of FIG. 3 is now discussed in conjunction with the timing diagram of FIG. 6. Because the sense-amplifier control circuit 32 typically ignores the PRECHARGE and ACTIVATE signals during a self-refresh mode, these signals are not included in the timing diagram. - The system initiates a self-refresh mode in the IC by transitioning SELF REFRESH from
logic 0 tologic 1. In response to this transition, thereset circuit 24 transitions RESET fromlogic 0 tologic 1 for a predetermined time. In response to this transition of RESET, theaddress generator 30 resets to an initial address such as 0. In response to the transition of RESET and thelogic 1 for FREQUENCY CONTROL, theclock generator 28 generates CLOCK at the burst frequency F1, which is approximately 0.4-0.8 MHz ({fraction (1/F1)}=T1=1.25 us to 2.5 us) in one embodiment. In response to the rising edges of CLOCK and thelogic 1 for SELF REFRESH, thecontrol circuit 32 generates ROW-LINE ON pulses that fire the respective addressed rows in thearray 22. Thecontrol circuit 32 also generates SENSE-AMP CONTROL pulses having widths of Trefresh, which in one embodiment is approximately 80 ns as stated above to allow thesense amplifiers 34 to fully refresh the memory cells in thearray 22. The rising edges of the ROW-LINE ON pulses are typically 5-15 ns before the rising edges of the respective SENSE-AMP CONTROL pulses to allow time for the addressed row to fire before thesense amplifiers 34 are activated. Thecontrol circuit 32 also generates ROW-LINE OFF pulses that turn off the addressed rows to end the respective self-refresh cycles. Therefore, the ROW-LINE ON pulse firesROW 0 of thearray 22, and the SENSE-AMP CONTROL pulse causes thesense amplifiers 34 to refresh the memory cells inROW 0. In response to subsequent rising edges of CLOCK, theaddress generator 30 increments the row address by one so that thecircuit 20 refreshes subsequent rows of memory cells in a similar manner. - When the address generator generates the highest row address X, the
frequency control circuit 26 transitions FREQUENCY CONTROL fromlogic 1 tologic 0. In response to this transition, theclock generator 28 generates CLOCK at a maintenance frequency F2, which is significantly lower than the burst frequency F1, to enter the maintenance portion of the self-refresh mode. The maintenance portion is similar to the burst portion except for the lower CLOCK frequency F2, and lasts until the system “wakes up” the IC by transitioning SELF REFRESH back tologic 0. In one embodiment, F2=F1/16 is approximately 25-50 KHz (Trefper=20-40 μs), for example 33.3 KHz (Trefper=30 μs). Thus, the maintenance frequency F2 allows the IC to draw less average current during the maintenance portion of the self-refresh mode, and thus allows the IC to consume less power than prior-art ICs during the self-refresh mode. Furthermore, thesense amplifiers 34 refresh the last row, ROW X, in response to the first rising edge of CLOCK in the maintenance portion. That is, ROW X is not refreshed during the burst portion. But this causes no data loss because ROW X is still refreshed well before the data stored in its cells becomes corrupted. - Still referring to FIGS. 3 and 6, although specific embodiments of the
refresh circuit 20 are discussed, other embodiments are possible. For example, the active and inactive logic levels of the signals in FIG. 6 may be changed. Furthermore, theaddress generator 30 may decrement the address instead of incrementing it. Additionally, thecircuit 20 may refresh some but not all of the rows during the burst portion of the self-refresh mode. The actual number of rows refreshed during the burst portion is unimportant as long as enough rows are refreshed so that all of the cells in thearray 22 can be fully refreshed within the specified refresh period. Moreover, instead of implementing an initial burst portion with a relatively high CLOCK frequency and a subsequent maintenance portion with a lower CLOCK frequency, thecircuit 20 may gradually decrease the CLOCK frequency until it reaches the minimum frequency F2. This gradual technique, however, may take longer than the described burst-maintenance technique to realize a power savings. - FIG. 7 is a schematic diagram of an embodiment of the
refresh circuit 24 of FIG. 3. The refresh circuit is a “one-shot” that includes aninverter 40, which receives SELF REFRESH and which is serially connected to adelay circuit 42. ANAND gate 44 has one input coupled to the output of thecircuit 42 and another input that receives SELF REFRESH. The output of theNAND gate 44 is coupled to the input of aninverter 46, which generates RESET. Before the system initiates the self-refresh mode, RESET equalslogic 0 and SELF REFRESH has equaledlogic 0 for a significant length of time. If the system transitions SELF REFRESH tologic 1, then the output of theinverter 40 transitions tologic 0. But thedelay element 42 maintains its output atlogic 1 for a delay period, which equals approximately 1-2 ns in one embodiment. Thus, the inputs to theNAND gate 44 are temporarily both atlogic 1, the NAND gate generates alogic 0, and theinverter 46 generateslogic 1 for RESET. After the delay period of theelement 42 has elapsed, thelogic 0 at the output of theinverter 40 propagates to the output of thedelay 42, theNAND gate 44 generateslogic 1, and theinverter 46 generateslogic 0 for RESET. - FIG. 8 is a schematic diagram of an embodiment of the
frequency control circuit 26 of FIG. 3. Generally, before the system initiates a self-refresh mode and thus when both RESET and SELF REFRESHequal logic 0, FREQUENCY CONTROL equalslogic 1 regardless of the values of the address bits A0-An from theaddress generator 30. Thus, when the system transitions SELF REFRESH tologic 1 to initiate the self-refresh mode, therefresh circuit 20 starts with the burst portion. During the self-refresh mode when the address attains it last value before “turning over”, then thecircuit 26 transitions FREQUENCY CONTROL tologic 0, thus ending the burst portion and beginning the maintenance portion of the self-refresh mode. In this embodiment, this last address is all of the address bits A0-An equalinglogic 1, although thecircuit 26 can be designed to recognize any address as the last address. - More specifically, before the self-refresh mode when SELF REFRESH and RESET
equal logic 0, an inverter 48 andNAND gate 50 each generateslogic 1 and aninverter 52 generateslogic 0. Thislogic 0 causes aNAND gate 54 to generatelogic 1 regardless of the address-dependent logic value generated by a NORgate 56. Furthermore, because SELF REFRESH islogic 0, aNAND gate 58 generateslogic 1 for FREQUENCY CONTROL regardless of the logic value generated by aNAND gate 60, which is coupled to theNAND gate 58 in a sequential configuration. - After SELF REFRESH transitions to
logic 1 and RESET transitions tologic 1 and back tologic 0, but before theaddress generator 30 reaches the last address, the inverter 48 generateslogic 1, theNAND gate 50 generateslogic 0, and theinverter 52 generateslogic 1. Because theaddress generator 30 has not reached the last address, at least one of the address bits A0-An equalslogic 0. Thus, at least one of the NAND gates 62 0-62 y, which each receive a respective pair of the address bits A0-An, outputslogic 1, and the NORgate 56outputs logic 0. Thislogic 0 causes theNAND gate 54 to continue to generate alogic 1. Because FREQUENCY CONTROL also equalslogic 1, theNAND gate 60 generateslogic 0, which causes theNAND gate 58 to maintain FREQUENCY CONTROL atlogic 1. - When the address generator reaches the last address, and thus all of the address bits A0-An
equal logic 1, all of the NAND gates 62 0-62 y generatelogic 0, and the NORgate 56 generateslogic 1. Because theinverter 52 also generateslogic 1, theNAND gate 54 generateslogic 0, which causes theNAND gate 60 to generatelogic 1. Because both SELF REFESH and the output of theNAND gate 60equal logic 1, theNAND gate 58 transitions FREQUENCY CONTROL tologic 0, thus ending the burst portion of the self-refresh mode. - When SELF REFRESH transitions to
logic 0 to end the self-refresh mode, theNAND gate 58 resets FREQUENCY CONTROL tologic 1 in preparation for the next implementation of the self-refresh mode. - FIG. 9 is a schematic block diagram of the
clock generator 28 of FIG. 3. Thegenerator 28 includes a self-refresh oscillator 64 for receiving SELF REFRESH and for generating a burst clock signal CLOCK1 having the burst frequency F1 if SELF REFRESH equalslogic 1. In one embodiment, theoscillator 64 is a conventional ring oscillator. Thegenerator 28 also includes amaintenance oscillator 66 for generating a maintenance clock signal CLOCK2 having the maintenance frequency F2. In one embodiment, theoscillator 66 is a conventional counter. For example, if theoscillator 66 is a 4-bit counter, then it generates F2=F1/16. Amultiplexer 68 receives FREQUENCY CONTROL, couples CLOCK1 to theclock output terminal 69 as CLOCK if FREQUENCY CONTROL equalslogic 1, and couples CLOCK2 to theclock output terminal 69 as CLOCK if FREQUENCY CONTROL equalslogic 0. In one embodiment, themultiplexer 68 includes aninverter 70 andconventional switch circuits - The operation of the
clock generator 28 is now discussed with reference to FIG. 9 and the timing diagram of FIG. 10. - Before the system initiates a self-refresh mode, SELF REFRESH equals
logic 0, which deactivates theburst oscillator 64. Furthermore, FREQUENCY CONTROL equalslogic 1, which activates theswitch circuit 74 to couple CLOCK1 to the terminal 69 as CLOCK. But because theburst oscillator 64 is inactive, then both CLOCK1 and CLOCK are at a constant logic value, herelogic 0. - At the beginning of the self-refresh mode, SELF REFRESH transitions to
logic 1, which activates theburst oscillator 64 to generates CLOCK1. FREQUENCY CONTROL islogic 1, which deactivates theswitch circuit 72 and activates theswitch circuit 74 to couple CLOCK1 to the terminal 69 as CLOCK. - At the end of the burst portion of the self-refresh mode, FREQUENCY CONTROL transitions to
logic 0 to enter the maintenance portion of the self-refresh mode. This deactivates theswitch circuit 74 and activates theswitch circuit 72 to couple CLOCK2 to the terminal 69 as CLOCK. - At a subsequent time, SELF REFRESH transitions to
logic 0 to end the self-refresh mode, and FREQUENCY CONTROL transitions tologic 1 in preparation of the next self-refresh mode. - FIG. 11 is a block diagram of an embodiment of the sense-
amplifier control circuit 32 of FIG. 3. In this embodiment, thecircuit 32 generates SENSE-AMP CONTROL during both auto-refresh and self-refresh cycles as well as during non-refresh cycles such as normal read and write cycles. - The
circuit 32 includes aRAS circuit 80, which during non-refresh operation generates the SENSE-AMP CONTROL, ROW-LINE ON, and NON-REFRESH ROW-LINE OFF signals in response to the ACTIVATE and PRECHARGE signals in a conventional manner. - During a refresh mode, the
control circuit 32 uses a feedback loop that includes theRAS circuit 80, an auto-refresh delay circuit 82, a self-refresh delay circuit 84, and amultiplexer 86. The rising-edge (logic 0 to logic 1) and falling-edge (logic 1 to logic 0) feedback delays of the loop respectively set the pulse width Trefresh of SENSE-AMP CONTROL and the pulse width of ROW-LINE OFF as discussed below. - In addition to the ACTIVATE and PRECHARGE signals, the
circuit 80 receives SELF-REFRESH, CLOCK, and REFRESH ROW-LINE OFF, which is the feedback signal. During a refresh mode, thecircuit 80 generates the ROW-LINE ON and SENSE-AMP CONTROL pulses in response to SELF-REFRESH and CLOCK. - The auto-
refresh delay circuit 82, which is a single-edge delay circuit, delays the rising edge of SENSE-AMP CONTROL for a period that equals the refresh time of an auto-fresh cycle, and imparts little or no delay to the falling edge of SENSE-AMP CONTROL. - The self-
refresh delay circuit 84, which is also a single-edge delay circuit, further delays the rising edge of SENSE-AMP CONTROL for an additional period during a self-refresh cycle, and imparts little or no additional delay to the falling edge of SENSE-AMP CONTROL. The sums of the rising-edge delays introduced by the auto-refresh and self-refresh delay circuits refresh delay circuit 84 extends the Trefresh time during a self-refresh cycle to allow full refresh of the memory cells in the array 22 (FIG. 3). - The
multiplexer 86 includesconventional switch circuits refresh delay circuit 84 during an auto-refresh cycle, couple thecircuit 84 into the feedback loop during a self-refresh mode, and generate REFRESH ROW-LINE OFF on anoutput terminal 91. - A
multiplexer 92 includesconventional switch circuits array 22 as the ROW-LINE OFF signal during a non-refresh mode, and couple REFRESH ROW-LINE OFF to thearray 22 as the ROW-LINE OFF signal during both a self-refresh and an auto-refresh mode. - Referring to FIGS. 6 and 11, the operation of the sense-
amplifier control circuit 32 is discussed. - During an auto-refresh cycle, the rising edge of CLOCK triggers the
RAS circuit 80 to generate the rising edge of ROW-LINE ON, which fires the row to be refreshed. After a time sufficient to allow the firing signal to propagate to the end of the fired row line, thecircuit 80 generates the rising edge of SENSE-AMP CONTROL, which turns on the appropriate ones of the sense amps 34 (FIG. 3). Because SELF REFRESH equalslogic 0, theswitch circuit 88 is inactive and theswitch circuit 90 is active. Theactive switch circuit 90 directly couples the output of the auto-refresh delay circuit 82 to themultiplexer output terminal 91. After the auto-refresh delay time, the rising edge of SENSE-AMP CONTROL propagates to the output of the auto-refresh delay circuit 82. In response to this rising edge, theswitch circuit 90 generates the rising edge of REFRESH ROW-LINE OFF, which turns off the fired row while thesense amps 34 are on. This rising edge also resets thecircuit 80, which, after an inherent internal delay time, generates the falling edge of SENSE-AMP CONTROL, which turns off thesense amps 34. Because the auto-refresh delay circuit 82 provides little or no falling-edge delay, theswitch circuit 90 generates the falling edge of REFRESH ROW-LINE OFF soon after the falling edge of SENSE-AMP CONTROL. Thecircuit 80 is now reset until it receives another rising edge of CLOCK. - In one embodiment, the rising- and falling-edge delays of the
RAS circuit 80 are approximately 15 ns, the rising- and falling-edge delays of the auto-refresh delay circuit 82 are approximately 45 ns and 3-5 ns, respectively, and the rising- and falling-edge delays of theswitch circuit 90 are less than 1 ns. Therefore, in this embodiment, the total rising-edge delay, i.e., refresh time Trefresh (FIG. 6), during an auto-refresh cycle is approximately 60 ns. - During a self-refresh cycle, the operation of the sense-
amplifier control circuit 32 is similar except that SENSE-AMP CONTROL propagates through both the auto-refresh and self-refresh delay circuits RAS circuit 80 to generate the rising edge of ROW-LINE ON, which fires the row to be refreshed. After a time sufficient to allow the firing signal to propagate to the end of the fired row line, thecircuit 80 generates the rising edge of SENSE-AMP CONTROL, which turns on the appropriate ones of the sense amps 34 (FIG. 3). Because SELF REFRESH equalslogic 1, theswitch circuit 90 is inactive and theswitch circuit 88 is active. Theactive switch circuit 88 directly couples the output of the self-refresh delay circuit 84 to themultiplexer output terminal 91. After a delay time that equals the sum of the auto-refresh and self-refresh delay times, the rising edge of SENSE-AMP CONTROL propagates through the auto-refresh and self-refresh delay circuits switch circuit 88. In response to this rising edge at its input, theswitch circuit 88 generates the rising edge of REFRESH ROW-LINE OFF, which turns off the fired row while thesense amps 34 are on. This rising edge also resets thecircuit 80, which, after an inherent internal delay time, generates the falling edge of SENSE-AMP CONTROL, which turns off thesense amps 34. Because the auto-refresh and self-refresh delay circuits switch circuit 88 generates the falling edge of REFRESH ROW-LINE OFF soon after the falling edge of SENSE-AMP CONTROL. Thecircuit 80 is now reset until it receives another rising edge of CLOCK. - In one embodiment, the rising- and falling-edge delays of the self-
refresh delay circuit 84 are approximately 20 ns and 3-5 ns, respectively, and the rising- and falling-edge delays of theswitch circuit 88 are less than 1 ns. Therefore, in this embodiment, the total rising-edge delay, i.e., refresh time Trefresh (FIG. 6), during a self-refresh cycle is approximately 80 ns, which is approximately 20 ns longer than during an auto-refresh cycle. This extra 20 ns is sufficient to allow the sense amplifiers 34 (FIG. 3) to fully refresh the memory cells in thearray 22! That is, this extra 20 ns allows sufficient time to charge a cell to the maximum voltage Vdd or to discharge the cell to theminimum voltage 0. - FIG. 12 is a block diagram of an embodiment of a
memory circuit 100, which includes therefresh circuit 20 of FIG. 3. - The
memory circuit 100 includes anaddress register 102, which receives an address from an ADDRESS bus. Acontrol logic circuit 104 receives an external clock (CLK) signal, and receives clock enable (CKE), chip select, chip select (CS), row address strobe (RAS), column address strobe (CAS), write enable (WE), and the SELF REFRESH signals from the COMMAND bus, and communicates with the other circuits of thememory device 100. In the illustrated embodiment, thecontrol circuit 104 includes therefresh circuit 20, although therefresh circuit 20 may be located elsewhere in other embodiments. - A
row address multiplexer 106 receives the address signal from theaddress register 102 and provides the row address to the row-address latch-and-decode circuits memory bank decode circuits write circuits memory banks decode circuit 114 receives the address from theaddress register 102 and provides the column address of the selected memory cells to the read/write circuits address register 102, the row-address multiplexer 106, the row-address latch-and-decode circuits decode circuit 114 can be collectively referred to as an address decoder. - A data input/output (I/O)
circuit 116 includes a plurality of input buffers 118. During a write cycle, the buffers 108 receive and store data from the DATA bus, and the read/write circuits memory banks 110 a and 100 b, respectively. The data I/O circuit 116 also includes a plurality ofoutput drivers 120. During a read cycle, the read/write circuits memory banks drivers 120, which in turn provide this data to the DATA bus. - The
memory device 100 may also include anoptional charge pump 126, which steps up the power-supply voltage VDD to a voltage VDDP. In one embodiment, thepump 126 generates VDDP approximately 1-1.5 V higher than VDD. Thememory circuit 100 may also use VDDP to conventionally overdrive selected internal transistors. - FIG. 13 is a block diagram of an
electronic system 130, such as a computer system, that incorporates thememory circuit 100 of FIG. 12. Thesystem 130 includescomputer circuitry 132 for performing computer functions, such as executing software to perform desired calculations and tasks. Thecircuitry 132 typically includes aprocessor 134 and thememory circuit 100, which is coupled to theprocessor 134. One ormore input devices 136, such as a keyboard or a mouse, are coupled to thecomputer circuitry 132 and allow an operator (not shown) to manually input data thereto. One ormore output devices 138 are coupled to thecomputer circuitry 132 to provide to the operator data generated by thecomputer circuitry 132. Examples ofsuch output devices 138 include a printer and a video display unit. One or more data-storage devices 140 are coupled to thecomputer circuitry 132 to store data on or retrieve data from external storage media (not shown). Examples of thestorage devices 140 and the corresponding storage media include drives that accept hard and floppy disks, tape cassettes, and compact disk read-only memories (CD-ROMs). Typically, thecomputer circuitry 132 includes address data and command buses and a clock line that are respectively coupled to the ADDRESS, DATA, and COMMAND buses, and the CLK line of thememory circuit 100. - From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention.
Claims (38)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/802,781 US6359823B2 (en) | 1999-04-16 | 2001-03-08 | Circuit and method for refreshing data stored in a memory cell |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/293,195 US6208577B1 (en) | 1999-04-16 | 1999-04-16 | Circuit and method for refreshing data stored in a memory cell |
US09/564,303 US6252816B1 (en) | 1999-04-16 | 2000-05-03 | Circuit and method for refreshing data stored in a memory cell |
US09/802,781 US6359823B2 (en) | 1999-04-16 | 2001-03-08 | Circuit and method for refreshing data stored in a memory cell |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/564,303 Continuation US6252816B1 (en) | 1999-04-16 | 2000-05-03 | Circuit and method for refreshing data stored in a memory cell |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010036117A1 true US20010036117A1 (en) | 2001-11-01 |
US6359823B2 US6359823B2 (en) | 2002-03-19 |
Family
ID=23128094
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/293,195 Expired - Lifetime US6208577B1 (en) | 1999-04-16 | 1999-04-16 | Circuit and method for refreshing data stored in a memory cell |
US09/564,303 Expired - Lifetime US6252816B1 (en) | 1999-04-16 | 2000-05-03 | Circuit and method for refreshing data stored in a memory cell |
US09/802,781 Expired - Lifetime US6359823B2 (en) | 1999-04-16 | 2001-03-08 | Circuit and method for refreshing data stored in a memory cell |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/293,195 Expired - Lifetime US6208577B1 (en) | 1999-04-16 | 1999-04-16 | Circuit and method for refreshing data stored in a memory cell |
US09/564,303 Expired - Lifetime US6252816B1 (en) | 1999-04-16 | 2000-05-03 | Circuit and method for refreshing data stored in a memory cell |
Country Status (1)
Country | Link |
---|---|
US (3) | US6208577B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040039883A1 (en) * | 2002-08-26 | 2004-02-26 | Laberge Paul A | Modified persistent auto precharge command protocol system and method for memory devices |
US11605404B2 (en) * | 2019-04-08 | 2023-03-14 | Proton World International N.V. | Power circuit that interrupts supply of power to a volatile memory in response to a signal indicating a malfunction of a processor |
US11718028B2 (en) | 2019-10-23 | 2023-08-08 | Ivoclar Vivadent Ag | Stereolithography method |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4056173B2 (en) * | 1999-04-14 | 2008-03-05 | 富士通株式会社 | Semiconductor memory device and method for refreshing semiconductor memory device |
KR100328833B1 (en) * | 1999-09-07 | 2002-03-14 | 박종섭 | Sense amplifier control signal generating circuit of semiconductor memory |
JP2001118383A (en) * | 1999-10-20 | 2001-04-27 | Fujitsu Ltd | Dynamic memory circuit performing automatic refreshment |
US6563746B2 (en) | 1999-11-09 | 2003-05-13 | Fujitsu Limited | Circuit for entering/exiting semiconductor memory device into/from low power consumption mode and method of controlling internal circuit at low power consumption mode |
DE19955601C2 (en) * | 1999-11-18 | 2001-11-29 | Infineon Technologies Ag | Method for performing auto-refresh sequences on a DRAM |
JP2002008370A (en) | 2000-06-21 | 2002-01-11 | Mitsubishi Electric Corp | Semiconductor memory device |
AU2001270400A1 (en) * | 2000-07-07 | 2002-01-21 | Mosaid Technologies Incorporated | A high speed dram architecture with uniform access latency |
JP4749538B2 (en) * | 2000-12-11 | 2011-08-17 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device |
US6483764B2 (en) * | 2001-01-16 | 2002-11-19 | International Business Machines Corporation | Dynamic DRAM refresh rate adjustment based on cell leakage monitoring |
US6567332B2 (en) | 2001-03-15 | 2003-05-20 | Micron Technology, Inc. | Memory devices with reduced power consumption refresh cycles |
US7085186B2 (en) * | 2001-04-05 | 2006-08-01 | Purple Mountain Server Llc | Method for hiding a refresh in a pseudo-static memory |
KR100753402B1 (en) * | 2001-06-27 | 2007-08-30 | 주식회사 하이닉스반도체 | A self refresh block and a semiconductor memory device using this block |
US6646942B2 (en) * | 2001-10-09 | 2003-11-11 | Micron Technology, Inc. | Method and circuit for adjusting a self-refresh rate to maintain dynamic data at low supply voltages |
US6693837B2 (en) | 2002-04-23 | 2004-02-17 | Micron Technology, Inc. | System and method for quick self-refresh exit with transitional refresh |
US6778455B2 (en) * | 2002-07-24 | 2004-08-17 | Micron Technology, Inc. | Method and apparatus for saving refresh current |
JP4597470B2 (en) * | 2002-07-25 | 2010-12-15 | 富士通セミコンダクター株式会社 | Semiconductor memory |
US6711093B1 (en) | 2002-08-29 | 2004-03-23 | Micron Technology, Inc. | Reducing digit equilibrate current during self-refresh mode |
US7035155B2 (en) * | 2002-09-26 | 2006-04-25 | Xware Technology, Inc. | Dynamic memory management |
US6971034B2 (en) * | 2003-01-09 | 2005-11-29 | Intel Corporation | Power/performance optimized memory controller considering processor power states |
DE10302292B3 (en) * | 2003-01-22 | 2004-04-29 | Infineon Technologies Ag | Refreshing dynamic memory cells involves increasing refresh rate if of first or second dummy cell charge loss exceeds defined amount that specifies how much charge can be lost without information loss |
JP4282408B2 (en) * | 2003-08-22 | 2009-06-24 | Necエレクトロニクス株式会社 | Semiconductor memory device |
US6975556B2 (en) * | 2003-10-09 | 2005-12-13 | Micron Technology, Inc. | Circuit and method for controlling a clock synchronizing circuit for low power refresh operation |
US20050088894A1 (en) * | 2003-10-23 | 2005-04-28 | Brucke Paul E. | Auto-refresh multiple row activation |
US7583551B2 (en) * | 2004-03-10 | 2009-09-01 | Micron Technology, Inc. | Power management control and controlling memory refresh operations |
JP4353331B2 (en) * | 2006-12-05 | 2009-10-28 | エルピーダメモリ株式会社 | Semiconductor memory device |
TWI358729B (en) * | 2008-01-02 | 2012-02-21 | Nanya Technology Corp | Random access memory and executing method of data |
KR100920843B1 (en) * | 2008-05-09 | 2009-10-08 | 주식회사 하이닉스반도체 | Auto refresh operation control circuit of semiconductor memory apparatus |
JP5456997B2 (en) * | 2008-07-18 | 2014-04-02 | ピーエスフォー ルクスコ エスエイアールエル | Semiconductor device and information processing system |
KR101020284B1 (en) | 2008-12-05 | 2011-03-07 | 주식회사 하이닉스반도체 | Initialization circuit and bank active circuit using the same |
WO2012115839A1 (en) | 2011-02-23 | 2012-08-30 | Rambus Inc. | Protocol for memory power-mode control |
KR102321793B1 (en) | 2015-08-12 | 2021-11-08 | 삼성전자주식회사 | Semiconductor memory device managing flexsible refresh skip area |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59162690A (en) * | 1983-03-04 | 1984-09-13 | Nec Corp | Artificial static memory |
JP2928263B2 (en) * | 1989-03-20 | 1999-08-03 | 株式会社日立製作所 | Semiconductor device |
JP2856598B2 (en) * | 1992-06-04 | 1999-02-10 | 三菱電機株式会社 | Dynamic random access memory device |
JP3489906B2 (en) * | 1995-04-18 | 2004-01-26 | 松下電器産業株式会社 | Semiconductor memory device |
US5808952A (en) * | 1996-10-28 | 1998-09-15 | Silicon Magic Corporation | Adaptive auto refresh |
US5835401A (en) * | 1996-12-05 | 1998-11-10 | Cypress Semiconductor Corporation | Dram with hidden refresh |
-
1999
- 1999-04-16 US US09/293,195 patent/US6208577B1/en not_active Expired - Lifetime
-
2000
- 2000-05-03 US US09/564,303 patent/US6252816B1/en not_active Expired - Lifetime
-
2001
- 2001-03-08 US US09/802,781 patent/US6359823B2/en not_active Expired - Lifetime
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040039883A1 (en) * | 2002-08-26 | 2004-02-26 | Laberge Paul A | Modified persistent auto precharge command protocol system and method for memory devices |
US20060203584A1 (en) * | 2002-08-26 | 2006-09-14 | Laberge Paul A | Modified persistent auto precharge command protocol system and method for memory devices |
US7124260B2 (en) | 2002-08-26 | 2006-10-17 | Micron Technology, Inc. | Modified persistent auto precharge command protocol system and method for memory devices |
US7277996B2 (en) | 2002-08-26 | 2007-10-02 | Micron Technology, Inc. | Modified persistent auto precharge command protocol system and method for memory devices |
US11605404B2 (en) * | 2019-04-08 | 2023-03-14 | Proton World International N.V. | Power circuit that interrupts supply of power to a volatile memory in response to a signal indicating a malfunction of a processor |
US11718028B2 (en) | 2019-10-23 | 2023-08-08 | Ivoclar Vivadent Ag | Stereolithography method |
Also Published As
Publication number | Publication date |
---|---|
US6208577B1 (en) | 2001-03-27 |
US6252816B1 (en) | 2001-06-26 |
US6359823B2 (en) | 2002-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6208577B1 (en) | Circuit and method for refreshing data stored in a memory cell | |
US9772969B2 (en) | Detection circuit for mixed asynchronous and synchronous memory operation | |
JP4853741B2 (en) | Method and integrated circuit device for reducing power in a dynamic random access memory array | |
US7907464B2 (en) | Dynamic random access memory device and method for self-refreshing memory cells | |
US7548468B2 (en) | Semiconductor memory and operation method for same | |
US20040268018A1 (en) | Low power auto-refresh circuit and method for dynamic random access memories | |
KR100899517B1 (en) | Semiconductor memory device | |
US7391666B2 (en) | DRAM power bus control | |
US20120127817A1 (en) | Semiconductor device having reset function | |
JPH10162576A (en) | Column selection line enable circuit for semiconductor memory device | |
CN111399621A (en) | Power control circuit, semiconductor device, and power control method for semiconductor device | |
US5812482A (en) | Wordline wakeup circuit for use in a pulsed wordline design | |
US6721224B2 (en) | Memory refresh methods and circuits | |
JP2005141845A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 12 |