US20010021106A1 - Stacked printed circuit board memory module - Google Patents
Stacked printed circuit board memory module Download PDFInfo
- Publication number
- US20010021106A1 US20010021106A1 US09/231,613 US23161399A US2001021106A1 US 20010021106 A1 US20010021106 A1 US 20010021106A1 US 23161399 A US23161399 A US 23161399A US 2001021106 A1 US2001021106 A1 US 2001021106A1
- Authority
- US
- United States
- Prior art keywords
- daughter
- primary
- connectors
- circuit board
- board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/02—Arrangements of circuit components or wiring on supporting structure
- H05K7/023—Stackable modules
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/50—Fixed connections
- H01R12/51—Fixed connections for rigid printed circuits or like structures
- H01R12/52—Fixed connections for rigid printed circuits or like structures connecting to other rigid printed circuits or like structures
Definitions
- the invention relates to high density memory systems for high-speed computer and network systems, and more particularly to an improved high density memory module.
- PCBs printed circuit boards
- Computer memory often consists of one or more memory modules which plug into connectors on main printed circuit boards in computers (motherboards).
- the PCB memory module connector sockets are interconnected by a common set of address, data and control lines.
- additional modules may be added onto the motherboards.
- a constant goal in designing integrated circuit (IC) modules is to pack more integrated circuitry into the same or less space. This may be accomplished by physically scaling down the electrical components, such as decreasing transistor size at the substrate level, thereby increasing transistor density on semiconductor chips. Another possibility has been to increase the number of integrated circuits on the PCB.
- ICs may be mounted on both surfaces (front and back) of the PCB using surface mount techniques.
- the PCBs generally cannot be increased in length or height due to space limitations imposed by available areas on motherboards and within computer housings thereby limiting the amount of PCB real estate available for additional memory ICs.
- the individual PCB can be made larger to accommodate more memory chips, this includes folding the PCB in half using a flex circuit.
- increasing the number of chips on individual boards consequently increases the length of the traces between chips and other PCBs.
- the increase in the trace length has caused a deviation from standards which require certain lengths to be maintained in order to prevent skew among clock, address, and data signals.
- Other transmission line problems occur when these high speed signals are transmitted over traces that are too long. Such problems include reflections, cross-talk, and electromagnetic induction. Therefore, placement of memory ICs on PCBs is critical to design considerations when trying to increase memory capacity and density.
- the second solution to increase memory density is to decrease semiconductor die size to fit more memory in the same semiconductor package.
- decreasing die size while increasing memory density leads to greater costs.
- the industry norm is a 64 Megabit die. There have been increases to a 128 Megabit and 256 Megabit die but with a corresponding increase in cost of approximately five to six times.
- the third solution to increasing memory density is to stack semiconductor die in the same package. While this solution increases the memory density, heat dissipation becomes a problem. Each of the individual ICs become hot and the heat cannot be properly dissipated from the PCB. The increased heat causes the performance of the memory module to decrease and often fail. As a result, the memory modules cannot be run at full performance. Often clock speeds and data transfers have to be decreased to reduce heat generated by the modules. Moreover, heat generation problems limit the number of memory modules that can be populated on a PCB, degenerating performance. Therefore, the number of memory ICs that can be placed on any given PCB memory module is limited due to heat dissipation and other considerations.
- a memory module that can stand alone as a primary board for insertion into a motherboard of a computer.
- the primary board has capability to receive additional daughter printed circuit boards on either surface. These additional daughter printed circuit boards provide additional memory to the computer without taking up an additional memory module socket. Additional daughter boards may be inserted to the daughter boards already connected to the primary board, without taking up any additional slots on the motherboard.
- the connectors between the primary board and each additional daughter board provide the electronic coupling necessary for the motherboard to send and receive data and address information. These connectors are placed so as to shorten the overall trace length of the memory module. Open air channels at the upper end of each of the primary and daughter boards aid in heat dissipation thereby increasing overall performance of the module.
- FIG. 1A is a front view of a primary circuit board.
- FIG. 1B is a rear view of a primary circuit board.
- FIG. 1C is a front view of a daughter circuit board.
- FIG. 1D is a rear view of a daughter circuit board.
- FIG. 2 is a perspective view of the stacked printed circuit board memory module showing the primary board (center) and two daughter boards (front and back).
- FIG. 3A is a side view of a primary circuit board and three daughter circuit boards before insertion.
- FIG. 3B is a side view of two stacked printed circuit board memory modules having a primary board and two daughter boards, each module inserted into a motherboard.
- FIG. 4A is a front view of a primary circuit board showing a female connector.
- FIG. 4B is a rear view of a primary circuit board having no connector.
- FIG. 4C is a front view of a daughter circuit board having a male connector.
- FIG. 4D is a rear view of a daughter circuit board having no connector.
- FIG. 4E is a sideview of a stacked printed circuit board memory module including a primary board and a daughter board.
- FIG. 5A is a bottom view of a stacked printed circuit board memory module including a primary circuit board and three daughter circuit boards.
- FIG. 5B is a bottom view of a stacked printed circuit board memory module including a primary circuit board and a daughter circuit board.
- FIG. 1A there is shown a front view of a primary circuit board 10 with the first surface 1 a facing forward.
- Electronic components 2 a are mounted on the first surface 1 a. Only four individual electronic components 2 a are shown in the figure for the purpose of clarity. Additional components may be added in other implementations of the invention.
- electronic components 2 a may be Synchronous Dynamic Random Access Memory (SDRAM) ICs.
- SDRAM Synchronous Dynamic Random Access Memory
- Vias 6 are present on the surface 1 a of the primary circuit board 10 in order to provide access to couple the electronic components 2 a on the first surface of the primary board 1 a to the other side of the board. Only one via 6 is shown in the figure.
- Conductive leads 4 run along a connecting edge 8 of the primary board in order to electrically couple with a motherboard. Conductive leads carry the signals from the control and address lines of a control motherboard. Connecting edge 8 is designed to be received by a motherboard for mechanical support.
- Conductive paths 5 a are mounted on the surface 1 a in order to couple the electronic components 2 a with the primary connectors 3 a and with the conductive leads 4 . Only a couple of conductive paths 5 a are shown in the figure.
- FIG. 1B there is shown a rear view of primary circuit board 10 .
- Additional electronic components 2 b are mounted on the surface 1 b.
- Via 6 gives access to the front surface 1 a and electronic components 2 a of the primary board 10 .
- Via conductor 7 couples electronic components 2 a, 2 b.
- Primary connectors 3 b are adapted to receive daughter connectors from a daughter circuit board.
- Conductive paths 5 b couple electronic components 2 b with primary connectors 3 b and conductive leads 4 .
- FIG. 1C there is shown a front view of a daughter circuit board 11 .
- Electronic components 13 a are mounted on the surface 12 a.
- Via 16 allows electric coupling access to the other side of the daughter circuit board 11 .
- Via conductor 17 allows electric coupling to electronic components on the other side of the daughter board 11 .
- Daughter connectors 14 a are mounted on the surface 12 a.
- daughter connectors 14 a may be male-type connectors.
- the make-type connectors 14 a are adapted to mechanically and electrically couple with primary connectors 3 a.
- Connectors 14 a may also mechanically and electrically couple with primary connectors 3 b.
- Conductive paths 15 a electrically couple daughter connectors 14 a with electronic components 13 a.
- FIG. 1D there is shown a rear view of daughter circuit board 11 .
- Electronic components 13 b are mounted on the surface 12 b.
- Via 16 allows electrical access to the first surface 12 a of the daughter circuit board 11 .
- Via conductor 17 allows electric coupling between electronic components 13 b and electronic components 13 a.
- Daughter connectors 14 b are mounted to the surface 12 b.
- daughter connectors 14 b are female type connectors.
- Daughter connectors 14 b are adapted to receive additional daughter connectors on addition daughter circuit boards.
- Conductive paths 15 b electrically couple electronic components 13 b and daughter connectors 14 b.
- ZIF Zero Insertion Force
- FIG. 2 there is shown a perspective view of a primary circuit board 10 , daughter circuit board 11 , and daughter circuit board 20 .
- Daughter circuit board 20 has corresponding elements as daughter board 11 .
- the connectors 3 a shown as female-type connectors on primary board 10 receive the daughter connectors 14 a on daughter board 20 .
- the daughter connectors 14 a on daughter board 20 are male-type connectors so as to couple with female type primary connectors 3 a.
- male-type connectors 14 a on daughter board 11 may be coupled with female-type connectors 3 b on primary board 10 .
- FIG. 3A there is shown a side view of primary board 10 , daughter board 11 , daughter board 38 and daughter board 39 .
- the female-type connector 3 a on primary board 10 may be mechanically and electrically coupled with male-type connector 14 a on daughter board 38 .
- the female type primary connector 3 b may be mechanically and electrically coupled with male-type connector 14 a on daughter board 11 .
- Female-type connector 14 b on daughter board 38 may be coupled with male-type connector 14 a on daughter board 39 .
- FIG. 3B there is shown a side view of two stacked printed circuit board memory modules 33 a, 34 a mounted on a motherboard 30 .
- Module 33 a is mounted on motherboard 30 by motherboard connector 31 .
- Module 34 a is mounted on motherboard 30 by motherboard connector 32 .
- Module 33 a includes a primary board 33 c coupled with two daughter boards 33 b and 33 d.
- Module 34 a includes a primary board 34 c coupled with two daughter boards 34 b and 34 d.
- Female-type connector 14 b on daughter board 33 b may receive an additional male-type connector from an additional daughter circuit board.
- Female-type connector 14 b on daughter board 34 d may receive an additional male-type connector from an additional daughter circuit board.
- Upper air channels 35 run along the board between electronic components 13 a, 13 b between daughter circuit boards 33 b, 33 d, 34 b, 34 d, as well as between electronic components 2 a, 2 b on primary circuit board 33 c, 34 c and electronic components 14 a, 14 b on daughter boards 33 b, 33 d, 34 b, 34 d. Upper air channels 35 allow for better heat dissipation from the memory modules 33 a, 34 a thereby increasing overall performance.
- the interconnection of the primary connectors 3 a, 3 b and the daughter connectors 14 a, 14 b, as well as the interconnection between daughter connectors 14 a, 14 b allows the daughter circuit boards 33 b, 33 d, 34 b, 34 d, and primary boards 33 c, 34 c to be electrically and mechanically coupled in a substantially spaced and parallel relation.
- the orientation of the daughter boards 33 b, 33 d, 34 b, 34 d and primary boards 33 c, 34 c is such that all daughter connectors 14 a, 14 b and all primary connectors 3 a, 3 b are aligned in a straight line that runs perpendicular to daughter boards 33 b, 33 d, 34 b, 34 d and primary boards 33 c, 34 c.
- primary board 33 c may be connected to motherboard connector 31 and primary board 34 c may be connected to motherboard connector 32 as standalone memory modules.
- daughter circuit boards 33 b, 33 d, 34 b, 34 d may be stacked on primary boards 33 c, 34 c.
- additional daughter circuit boards (not shown) may be stacked onto daughter boards 33 b, 34 d through daughter connectors 14 a, 14 b.
- FIG. 4A there is shown a front view of an implementation of a primary circuit board 40 .
- Electronic components 42 a are mounted on surface 41 a.
- Primary connectors 43 are mounted to the surface 41 a. In an implementation of the invention only surface 41 a of the primary circuit board has primary connectors 43 .
- Conductive leads 44 a run along connecting edge 44 b at an edge of primary circuit board 40 .
- Conductive paths 440 electrically couple electronic components 42 a, primary connectors 43 and conductive leads 44 a.
- Vias 400 provide electrical access to the other side of primary circuit board 40 .
- Via conductors 410 provide electrical coupling to electronic components on the other side of primary circuit board 40 .
- FIG. 4B there is shown a rear view of primary circuit board 40 .
- Electronic components 42 b are mounted to the surface 41 b.
- Vias 400 provide electrical access to the front side of the primary circuit board 40 .
- Via conductors provide electrical coupling between electronic components 42 a and 42 b.
- the rear surface 41 b has no primary conductors mounted on it.
- FIG. 4C there is shown a front view of a daughter circuit board 45 .
- Electronic components 47 a are mounted on surface 46 a.
- Vias 420 provide electrical access to the other side of the daughter circuit board.
- Via conductor 430 provides electrical coupling to electronic components on the other side of the daughter circuit board 45 .
- Daughter connectors 48 are mounted on the surface 46 a. In an implementation of the invention daughter connectors 48 are mounted only on the front surface 46 a.
- Conductive paths 450 electrically couple electronic components 47 a and daughter connectors 48 .
- FIG. 4D there is shown a rear view of daughter circuit board 45 .
- Electronic components 47 b are mounted to the surface 46 b.
- Via 420 allows electrical access to the front side of the daughter board 45 .
- no daughter connectors are mounted to surface 46 b.
- FIG. 4E there is shown a sideview of a stacked printed circuit board memory module 49 .
- a primary connector 43 on a primary board is electrically and mechanically coupled to a daughter connector 48 on a daughter circuit board 45 .
- Upper air channel 460 runs along the top of the stacked printed circuit board memory module 49 and provides airflow between electronic components 42 a on the primary board 40 and the electronic components 47 a on the daughter board 45 . Improved airflow in this manner improves overall performance of the module 49 .
- FIG. 5A there is shown a bottom view of a stacked printed circuit board memory module 50 including a primary board 10 and three daughter boards 11 , 38 , 39 . Shown are various daughter connectors 14 a, 14 b and primary connectors 3 a, 3 b.
- the bottom view of the stacked printed circuit board memory module 50 shows that lower air channels 51 are created when the primary connectors 3 a, 3 b interconnect with the daughter connectors 14 a, 14 b.
- Lower air channels 51 allow air to flow to and from lower air channels 51 to upper air channels 35 . This airflow allows for improved heat dissipation in the memory module thereby increasing overall performance.
- FIG. 5B there is shown a bottom view of an implementation of the stacked printed circuit board memory module 55 .
- a primary board 40 and a daughter circuit board 45 are connected by daughter connectors 48 and primary connectors 43 .
- a lower air channel 52 is created when daughter connectors 48 and primary connectors 43 are interconnected.
- the lower air channel 52 allows for airflow to and from lower air channel 52 and upper air channel 460 . This airflow allows for improved heat dissipation in the memory module thereby increasing overall performance.
Abstract
Description
- The invention relates to high density memory systems for high-speed computer and network systems, and more particularly to an improved high density memory module.
- With the introduction of network servers and work stations that can utilize memory in the gigabyte range and can operate at speeds of 100 Mhz or higher, fast and high density memory modules are needed to reach these memory capacities and speeds. Present day computer systems typically include hundreds of discrete components mounted on printed circuit boards (PCBs) interconnected with wiring on the board. The PCBs may also include sockets and connectors for receiving additional components, component modules and multichip modules, and connectors to other PCBs.
- Computer memory often consists of one or more memory modules which plug into connectors on main printed circuit boards in computers (motherboards). The PCB memory module connector sockets are interconnected by a common set of address, data and control lines. Generally, there are several memory module connectors and when the memory requirements increase, additional modules may be added onto the motherboards. However, as computer system speeds and memory requirements have continued to increase and more integrated devices are incorporated onto PCBs, traditional memory packaging schemes have become inadequate. A constant goal in designing integrated circuit (IC) modules is to pack more integrated circuitry into the same or less space. This may be accomplished by physically scaling down the electrical components, such as decreasing transistor size at the substrate level, thereby increasing transistor density on semiconductor chips. Another possibility has been to increase the number of integrated circuits on the PCB. With present PCB technology, ICs may be mounted on both surfaces (front and back) of the PCB using surface mount techniques. However, the PCBs generally cannot be increased in length or height due to space limitations imposed by available areas on motherboards and within computer housings thereby limiting the amount of PCB real estate available for additional memory ICs.
- As the density requirements of modules increase, solutions are needed to meet these requirements. There are currently three solutions to meet the requirements. First, the individual PCB can be made larger to accommodate more memory chips, this includes folding the PCB in half using a flex circuit. However, increasing the number of chips on individual boards consequently increases the length of the traces between chips and other PCBs. The increase in the trace length has caused a deviation from standards which require certain lengths to be maintained in order to prevent skew among clock, address, and data signals. Other transmission line problems occur when these high speed signals are transmitted over traces that are too long. Such problems include reflections, cross-talk, and electromagnetic induction. Therefore, placement of memory ICs on PCBs is critical to design considerations when trying to increase memory capacity and density.
- The second solution to increase memory density is to decrease semiconductor die size to fit more memory in the same semiconductor package. However, decreasing die size while increasing memory density leads to greater costs. The industry norm is a 64 Megabit die. There have been increases to a 128 Megabit and 256 Megabit die but with a corresponding increase in cost of approximately five to six times.
- The third solution to increasing memory density is to stack semiconductor die in the same package. While this solution increases the memory density, heat dissipation becomes a problem. Each of the individual ICs become hot and the heat cannot be properly dissipated from the PCB. The increased heat causes the performance of the memory module to decrease and often fail. As a result, the memory modules cannot be run at full performance. Often clock speeds and data transfers have to be decreased to reduce heat generated by the modules. Moreover, heat generation problems limit the number of memory modules that can be populated on a PCB, degenerating performance. Therefore, the number of memory ICs that can be placed on any given PCB memory module is limited due to heat dissipation and other considerations.
- In an implementation of the invention, a memory module is provided that can stand alone as a primary board for insertion into a motherboard of a computer. The primary board has capability to receive additional daughter printed circuit boards on either surface. These additional daughter printed circuit boards provide additional memory to the computer without taking up an additional memory module socket. Additional daughter boards may be inserted to the daughter boards already connected to the primary board, without taking up any additional slots on the motherboard. The connectors between the primary board and each additional daughter board provide the electronic coupling necessary for the motherboard to send and receive data and address information. These connectors are placed so as to shorten the overall trace length of the memory module. Open air channels at the upper end of each of the primary and daughter boards aid in heat dissipation thereby increasing overall performance of the module.
- Other features and advantages will be readily apparent from the following detailed description, the accompanying drawings and the claims.
- FIG. 1A is a front view of a primary circuit board.
- FIG. 1B is a rear view of a primary circuit board.
- FIG. 1C is a front view of a daughter circuit board.
- FIG. 1D is a rear view of a daughter circuit board.
- FIG. 2 is a perspective view of the stacked printed circuit board memory module showing the primary board (center) and two daughter boards (front and back).
- FIG. 3A is a side view of a primary circuit board and three daughter circuit boards before insertion.
- FIG. 3B is a side view of two stacked printed circuit board memory modules having a primary board and two daughter boards, each module inserted into a motherboard.
- FIG. 4A is a front view of a primary circuit board showing a female connector.
- FIG. 4B is a rear view of a primary circuit board having no connector.
- FIG. 4C is a front view of a daughter circuit board having a male connector.
- FIG. 4D is a rear view of a daughter circuit board having no connector.
- FIG. 4E is a sideview of a stacked printed circuit board memory module including a primary board and a daughter board.
- FIG. 5A is a bottom view of a stacked printed circuit board memory module including a primary circuit board and three daughter circuit boards.
- FIG. 5B is a bottom view of a stacked printed circuit board memory module including a primary circuit board and a daughter circuit board.
- Referring to FIG. 1A, there is shown a front view of a
primary circuit board 10 with the first surface 1 a facing forward. Electronic components 2 a are mounted on the first surface 1 a. Only four individual electronic components 2 a are shown in the figure for the purpose of clarity. Additional components may be added in other implementations of the invention. In an implementation of the invention electronic components 2 a may be Synchronous Dynamic Random Access Memory (SDRAM) ICs. Vias 6 are present on the surface 1 a of theprimary circuit board 10 in order to provide access to couple the electronic components 2 a on the first surface of the primary board 1 a to the other side of the board. Only one via 6 is shown in the figure. Via conductors 7 provide the electric coupling to components on the other side of the board. Only one via conductor 7 is shown in the figure. Primary connectors 3 a are also mounted on first surface 1 a. In an implementation of the invention female-type primary connectors may be mounted on the first surface 1 a. Only a few conductive leads are shown for the purpose of clarity. Connectors 3 a are adapted to receive connectors on a daughter circuit board. Conductive leads 4 run along a connecting edge 8 of the primary board in order to electrically couple with a motherboard. Conductive leads carry the signals from the control and address lines of a control motherboard. Connecting edge 8 is designed to be received by a motherboard for mechanical support. Conductive paths 5 a are mounted on the surface 1 a in order to couple the electronic components 2 a with the primary connectors 3 a and with the conductive leads 4. Only a couple of conductive paths 5 a are shown in the figure. - Referring now to FIG. 1B, there is shown a rear view of
primary circuit board 10. Additional electronic components 2 b are mounted on the surface 1 b. Via 6 gives access to the front surface 1 a and electronic components 2 a of theprimary board 10. Via conductor 7 couples electronic components 2 a, 2 b.Primary connectors 3 b are adapted to receive daughter connectors from a daughter circuit board. Conductive paths 5 b couple electronic components 2 b withprimary connectors 3 b and conductive leads 4. - Referring now to FIG. 1C, there is shown a front view of a daughter circuit board11. Electronic components 13 a are mounted on the surface 12 a. Via 16 allows electric coupling access to the other side of the daughter circuit board 11. Via conductor 17 allows electric coupling to electronic components on the other side of the daughter board 11. Daughter connectors 14 a are mounted on the surface 12 a. In an implementation of the invention daughter connectors 14 a may be male-type connectors. The make-type connectors 14 a are adapted to mechanically and electrically couple with primary connectors 3 a. Connectors 14 a may also mechanically and electrically couple with
primary connectors 3 b. Conductive paths 15 a electrically couple daughter connectors 14 a with electronic components 13 a. - Referring now to FIG. 1D, there is shown a rear view of daughter circuit board11. Electronic components 13 b are mounted on the surface 12 b. Via 16 allows electrical access to the first surface 12 a of the daughter circuit board 11. Via conductor 17 allows electric coupling between electronic components 13 b and electronic components 13 a. Daughter connectors 14 b are mounted to the surface 12 b. In an implementation of the invention daughter connectors 14 b are female type connectors. Daughter connectors 14 b are adapted to receive additional daughter connectors on addition daughter circuit boards. Conductive paths 15 b electrically couple electronic components 13 b and daughter connectors 14 b.
- Although male/female-type connectors have been shown in the figures, other types of connectors to interconnect the
primary board 10 and daughter board 11 would be suitable. For example, Zero Insertion Force (ZIF) connectors would be suitable to interconnect theprimary board 10 and the daughter board 11. - Referring now to FIG. 2, there is shown a perspective view of a
primary circuit board 10, daughter circuit board 11, anddaughter circuit board 20.Daughter circuit board 20 has corresponding elements as daughter board 11. In an implementation of the invention the connectors 3 a shown as female-type connectors onprimary board 10 receive the daughter connectors 14 a ondaughter board 20. In an implementation the daughter connectors 14 a ondaughter board 20 are male-type connectors so as to couple with female type primary connectors 3 a. In the same implementation male-type connectors 14 a on daughter board 11 may be coupled with female-type connectors 3 b onprimary board 10. - Referring now to FIG. 3A, there is shown a side view of
primary board 10, daughter board 11, daughter board 38 and daughter board 39. In an implementation, the female-type connector 3 a onprimary board 10 may be mechanically and electrically coupled with male-type connector 14 a on daughter board 38. The female typeprimary connector 3 b may be mechanically and electrically coupled with male-type connector 14 a on daughter board 11. Female-type connector 14 b on daughter board 38 may be coupled with male-type connector 14 a on daughter board 39. - Referring now to FIG. 3B, there is shown a side view of two stacked printed circuit board memory modules33 a, 34 a mounted on a motherboard 30. Module 33 a is mounted on motherboard 30 by
motherboard connector 31. Module 34 a is mounted on motherboard 30 bymotherboard connector 32. Module 33 a includes a primary board 33 c coupled with two daughter boards 33 b and 33 d. Module 34 a includes a primary board 34 c coupled with twodaughter boards 34 b and 34 d. Female-type connector 14 b on daughter board 33 b may receive an additional male-type connector from an additional daughter circuit board. Female-type connector 14 b ondaughter board 34 d may receive an additional male-type connector from an additional daughter circuit board.Upper air channels 35 run along the board between electronic components 13 a, 13 b betweendaughter circuit boards 33 b, 33 d, 34 b, 34 d, as well as between electronic components 2 a, 2 b on primary circuit board 33 c, 34 c and electronic components 14 a, 14 b ondaughter boards 33 b, 33 d, 34 b, 34 d.Upper air channels 35 allow for better heat dissipation from the memory modules 33 a, 34 a thereby increasing overall performance. - The interconnection of the
primary connectors 3 a, 3 b and the daughter connectors 14 a, 14 b, as well as the interconnection between daughter connectors 14 a, 14 b allows thedaughter circuit boards 33 b, 33 d, 34 b, 34 d, and primary boards 33 c, 34 c to be electrically and mechanically coupled in a substantially spaced and parallel relation. The orientation of thedaughter boards 33 b, 33 d, 34 b, 34 d and primary boards 33 c, 34 c is such that all daughter connectors 14 a, 14 b and allprimary connectors 3 a, 3 b are aligned in a straight line that runs perpendicular todaughter boards 33 b, 33 d, 34 b, 34 d and primary boards 33 c, 34 c. - The linear interconnection between daughter connectors14 a, 14 b and
primary connectors 3 a, 3 b at a lower end of the modules 33 a, 34 a, close tomotherboard connectors - In an implementation of the invention primary board33 c may be connected to
motherboard connector 31 and primary board 34 c may be connected tomotherboard connector 32 as standalone memory modules. In other implementationsdaughter circuit boards 33 b, 33 d, 34 b, 34 d may be stacked on primary boards 33 c, 34 c. In further implementations additional daughter circuit boards (not shown) may be stacked ontodaughter boards 33 b, 34 d through daughter connectors 14 a, 14 b. - Referring now to FIG. 4A, there is shown a front view of an implementation of a
primary circuit board 40.Electronic components 42 a are mounted on surface 41 a.Primary connectors 43 are mounted to the surface 41 a. In an implementation of the invention only surface 41 a of the primary circuit board hasprimary connectors 43. Conductive leads 44 a run along connecting edge 44 b at an edge ofprimary circuit board 40. Conductive paths 440 electrically coupleelectronic components 42 a,primary connectors 43 and conductive leads 44 a.Vias 400 provide electrical access to the other side ofprimary circuit board 40. Viaconductors 410 provide electrical coupling to electronic components on the other side ofprimary circuit board 40. - Referring now to FIG. 4B, there is shown a rear view of
primary circuit board 40. Electronic components 42 b are mounted to the surface 41 b.Vias 400 provide electrical access to the front side of theprimary circuit board 40. Via conductors provide electrical coupling betweenelectronic components 42 a and 42 b. In an implementation of the invention the rear surface 41 b has no primary conductors mounted on it. - Referring now to FIG. 4C, there is shown a front view of a
daughter circuit board 45. Electronic components 47 a are mounted onsurface 46 a.Vias 420 provide electrical access to the other side of the daughter circuit board. Viaconductor 430 provides electrical coupling to electronic components on the other side of thedaughter circuit board 45.Daughter connectors 48 are mounted on thesurface 46 a. In an implementation of theinvention daughter connectors 48 are mounted only on thefront surface 46 a. Conductive paths 450 electrically couple electronic components 47 a anddaughter connectors 48. - Referring now to FIG. 4D, there is shown a rear view of
daughter circuit board 45. Electronic components 47 b are mounted to the surface 46 b. Via 420 allows electrical access to the front side of thedaughter board 45. In an implementation of the invention no daughter connectors are mounted to surface 46 b. - Referring now to FIG. 4E, there is shown a sideview of a stacked printed circuit board memory module49. In an implementation of the invention, a
primary connector 43 on a primary board is electrically and mechanically coupled to adaughter connector 48 on adaughter circuit board 45. There are no other connectors on either the primary or daughter circuit board.Upper air channel 460 runs along the top of the stacked printed circuit board memory module 49 and provides airflow betweenelectronic components 42 a on theprimary board 40 and the electronic components 47 a on thedaughter board 45. Improved airflow in this manner improves overall performance of the module 49. - Referring now to FIG. 5A, there is shown a bottom view of a stacked printed circuit board memory module50 including a
primary board 10 and three daughter boards 11, 38, 39. Shown are various daughter connectors 14 a, 14 b andprimary connectors 3 a, 3 b. The bottom view of the stacked printed circuit board memory module 50 shows thatlower air channels 51 are created when theprimary connectors 3 a, 3 b interconnect with the daughter connectors 14 a, 14 b.Lower air channels 51 allow air to flow to and fromlower air channels 51 toupper air channels 35. This airflow allows for improved heat dissipation in the memory module thereby increasing overall performance. - Referring now to FIG. 5B, there is shown a bottom view of an implementation of the stacked printed circuit
board memory module 55. Aprimary board 40 and adaughter circuit board 45 are connected bydaughter connectors 48 andprimary connectors 43. Alower air channel 52 is created whendaughter connectors 48 andprimary connectors 43 are interconnected. Thelower air channel 52 allows for airflow to and fromlower air channel 52 andupper air channel 460. This airflow allows for improved heat dissipation in the memory module thereby increasing overall performance. - Other implementations are within the scope of the following claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/231,613 US6324071B2 (en) | 1999-01-14 | 1999-01-14 | Stacked printed circuit board memory module |
US09/995,936 US6418034B1 (en) | 1999-01-14 | 2001-11-27 | Stacked printed circuit board memory module and method of augmenting memory therein |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/231,613 US6324071B2 (en) | 1999-01-14 | 1999-01-14 | Stacked printed circuit board memory module |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/995,936 Continuation US6418034B1 (en) | 1999-01-14 | 2001-11-27 | Stacked printed circuit board memory module and method of augmenting memory therein |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010021106A1 true US20010021106A1 (en) | 2001-09-13 |
US6324071B2 US6324071B2 (en) | 2001-11-27 |
Family
ID=22869968
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/231,613 Expired - Fee Related US6324071B2 (en) | 1999-01-14 | 1999-01-14 | Stacked printed circuit board memory module |
US09/995,936 Expired - Lifetime US6418034B1 (en) | 1999-01-14 | 2001-11-27 | Stacked printed circuit board memory module and method of augmenting memory therein |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/995,936 Expired - Lifetime US6418034B1 (en) | 1999-01-14 | 2001-11-27 | Stacked printed circuit board memory module and method of augmenting memory therein |
Country Status (1)
Country | Link |
---|---|
US (2) | US6324071B2 (en) |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6721195B2 (en) * | 2001-07-12 | 2004-04-13 | Micron Technology, Inc. | Reversed memory module socket and motherboard incorporating same |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US8582339B2 (en) | 2005-09-02 | 2013-11-12 | Google Inc. | System including memory stacks |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8972673B2 (en) | 2006-07-31 | 2015-03-03 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
CN111179979A (en) * | 2019-12-20 | 2020-05-19 | 宜鼎国际股份有限公司 | Laminated plate structure |
Families Citing this family (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU2093795A (en) * | 1994-03-11 | 1995-09-25 | Panda Project, The | Modular architecture for high bandwidth computers |
US6324071B2 (en) * | 1999-01-14 | 2001-11-27 | Micron Technology, Inc. | Stacked printed circuit board memory module |
US6683372B1 (en) | 1999-11-18 | 2004-01-27 | Sun Microsystems, Inc. | Memory expansion module with stacked memory packages and a serial storage unit |
KR100355237B1 (en) * | 2000-10-16 | 2002-10-11 | 삼성전자 주식회사 | Sockets for Module Extension and the memory system using the sockets |
KR100505641B1 (en) * | 2002-09-10 | 2005-08-03 | 삼성전자주식회사 | Memory module and memory system having the same |
TW545847U (en) * | 2002-11-15 | 2003-08-01 | Compal Electronics Inc | Separated circuit board |
DE102004022347B4 (en) * | 2003-05-02 | 2008-04-03 | Samsung Electronics Co., Ltd., Suwon | Memory system with motherboard and associated mounting procedure |
US20040233641A1 (en) * | 2003-05-19 | 2004-11-25 | Mark Moshayedi | Processor/memory module with foldable substrate |
US6824394B1 (en) * | 2003-07-01 | 2004-11-30 | Phionics, Inc. | Modular sensor systems with elastomeric connectors |
KR100585099B1 (en) * | 2003-08-13 | 2006-05-30 | 삼성전자주식회사 | Stacked memory module and memoey system |
US7265759B2 (en) | 2004-04-09 | 2007-09-04 | Nvidia Corporation | Field changeable rendering system for a computing device |
US7152126B2 (en) * | 2004-08-12 | 2006-12-19 | Motorola, Inc. | Stacked 3U payload module unit |
US7511968B2 (en) * | 2004-09-03 | 2009-03-31 | Entorian Technologies, Lp | Buffered thin module system and method |
US7443023B2 (en) * | 2004-09-03 | 2008-10-28 | Entorian Technologies, Lp | High capacity thin module system |
US20060261449A1 (en) * | 2005-05-18 | 2006-11-23 | Staktek Group L.P. | Memory module system and method |
US7616452B2 (en) * | 2004-09-03 | 2009-11-10 | Entorian Technologies, Lp | Flex circuit constructions for high capacity circuit module systems and methods |
US7148428B2 (en) * | 2004-09-27 | 2006-12-12 | Intel Corporation | Flexible cable for high-speed interconnect |
US7193863B2 (en) * | 2005-01-28 | 2007-03-20 | Honeywell International Inc. | Electronics packaging assembly with parallel circuit boards and a vibration stiffener |
US7172465B2 (en) * | 2005-02-22 | 2007-02-06 | Micron Technology, Inc. | Edge connector including internal layer contact, printed circuit board and electronic module incorporating same |
US7710741B1 (en) * | 2005-05-03 | 2010-05-04 | Nvidia Corporation | Reconfigurable graphics processing system |
US7386656B2 (en) | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US7580312B2 (en) * | 2006-07-31 | 2009-08-25 | Metaram, Inc. | Power saving system and method for use with a plurality of memory circuits |
TWM281269U (en) * | 2005-06-24 | 2005-11-21 | Optimum Care Int Tech Inc | Conducting apparatus for memory component |
US7392338B2 (en) | 2006-07-31 | 2008-06-24 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US7472220B2 (en) | 2006-07-31 | 2008-12-30 | Metaram, Inc. | Interface circuit system and method for performing power management operations utilizing power management signals |
US7609567B2 (en) * | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
GB2441726B (en) * | 2005-06-24 | 2010-08-11 | Metaram Inc | An integrated memory core and memory interface circuit |
US7590796B2 (en) * | 2006-07-31 | 2009-09-15 | Metaram, Inc. | System and method for power management in memory systems |
DE102005032061B4 (en) * | 2005-07-08 | 2009-07-30 | Qimonda Ag | Memory module, and memory module system |
US7365990B2 (en) * | 2005-12-19 | 2008-04-29 | Infineon Technologies Ag | Circuit board arrangement including heat dissipater |
US7511969B2 (en) * | 2006-02-02 | 2009-03-31 | Entorian Technologies, Lp | Composite core circuit module system and method |
US20070224854A1 (en) * | 2006-03-27 | 2007-09-27 | Abdallah Bacha | Memory module, method of manufacturing a memory module and computer system |
CA2552620C (en) | 2006-07-20 | 2014-07-15 | Ruggedcom Inc. | An anchoring member to facilitate fastening daughter boards to a mother board and a method for use |
US7840732B2 (en) * | 2006-09-25 | 2010-11-23 | Honeywell International Inc. | Stacked card address assignment |
US20080092571A1 (en) * | 2006-10-18 | 2008-04-24 | Scotsman Ice Systems, Llc. | Method and system for regulating the operation of an icemaking machine based to optimize the run time based on variable power rates |
US7716821B2 (en) * | 2007-12-12 | 2010-05-18 | Sauer-Danfoss Inc. | Method of manufacturing a circuit board assembly for a controller |
JP2009163290A (en) * | 2007-12-28 | 2009-07-23 | Fujitsu Ltd | Electronic apparatus and electronic apparatus system |
TWI391058B (en) * | 2009-08-18 | 2013-03-21 | Pegatron Corp | Mainboard and portable electronic device using the same |
US8123531B2 (en) * | 2009-09-10 | 2012-02-28 | Kabushiki Kaisha Toshiba | Card holder and broadcast receiving apparatus having card holder |
US8330262B2 (en) * | 2010-02-02 | 2012-12-11 | International Business Machines Corporation | Processes for enhanced 3D integration and structures generated using the same |
JP5488024B2 (en) * | 2010-02-17 | 2014-05-14 | ミツミ電機株式会社 | AC adapter |
TW201216570A (en) * | 2010-10-13 | 2012-04-16 | Asustek Comp Inc | Connector |
US20120106052A1 (en) * | 2010-10-29 | 2012-05-03 | Odineal Robert D | Twin-mate cpu assembly |
GB2562182B (en) * | 2011-03-30 | 2019-01-23 | Ha Kilseong | Baseboard, extension module, and structure for connecting baseboard and extension module |
US9155194B1 (en) * | 2012-06-28 | 2015-10-06 | Emc Corporation | Memory interconnect arrangement having high data transfer speed signal integrity |
US9325086B2 (en) * | 2014-08-05 | 2016-04-26 | International Business Machines Corporation | Doubling available printed wiring card edge for high speed interconnect in electronic packaging applications |
US9496633B1 (en) | 2015-06-22 | 2016-11-15 | Intel Corporation | Memory module adaptor card |
US10573354B2 (en) * | 2016-09-22 | 2020-02-25 | Smart Modular Technologies, Inc. | High density memory module system |
CN206178615U (en) | 2016-11-17 | 2017-05-17 | 华硕电脑股份有限公司 | Irregular mainboard |
CN206178569U (en) * | 2016-11-17 | 2017-05-17 | 华硕电脑股份有限公司 | Switching card and motherboard that has switching card |
CN106598169A (en) * | 2016-12-13 | 2017-04-26 | 英业达科技有限公司 | Server |
CN108538325B (en) * | 2017-03-03 | 2019-10-25 | 宇瞻科技股份有限公司 | Reflecting type radiator |
JP7063448B2 (en) * | 2017-09-07 | 2022-05-09 | Necプラットフォームズ株式会社 | Electronics |
US10660228B2 (en) | 2018-08-03 | 2020-05-19 | Liqid Inc. | Peripheral storage card with offset slot alignment |
US10903594B2 (en) * | 2018-10-01 | 2021-01-26 | Te Connectivity Corporation | Board-to-board connector assembly for add-in cards |
US10561036B1 (en) * | 2019-04-22 | 2020-02-11 | Krambu Inc. | Peripheral component interconnect express bus bar |
CN110989791B (en) * | 2019-12-06 | 2021-06-01 | 西安易朴通讯技术有限公司 | Hard disk expander, hard disk assembly and mainboard structure |
US10958005B1 (en) * | 2020-01-31 | 2021-03-23 | Dell Products L.P. | Apparatus for direct cabled connection of fabric signals |
TWM612388U (en) * | 2021-02-05 | 2021-05-21 | 微星科技股份有限公司 | Input-output transmission interface assembly and motherboard module |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1063730A (en) * | 1975-11-11 | 1979-10-02 | Robert F. Cobaugh | Printed circuit board assembly |
US4558914A (en) * | 1982-09-23 | 1985-12-17 | Gould Inc. | Readily expandable input/output construction for programmable controller |
US4560746A (en) | 1983-03-28 | 1985-12-24 | The Hilton-Davis Chemical Co. | Ultrafiltration process for purification of dyes useful in foodstuffs |
US4998180A (en) * | 1989-05-23 | 1991-03-05 | Clearpoint Research Corporation | Bus device with closely spaced double sided daughter board |
US5191404A (en) | 1989-12-20 | 1993-03-02 | Digital Equipment Corporation | High density memory array packaging |
US5383269A (en) | 1991-09-03 | 1995-01-24 | Microelectronics And Computer Technology Corporation | Method of making three dimensional integrated circuit interconnect module |
US5200917A (en) | 1991-11-27 | 1993-04-06 | Micron Technology, Inc. | Stacked printed circuit board device |
US5224023A (en) | 1992-02-10 | 1993-06-29 | Smith Gary W | Foldable electronic assembly module |
US5691885A (en) * | 1992-03-17 | 1997-11-25 | Massachusetts Institute Of Technology | Three-dimensional interconnect having modules with vertical top and bottom connectors |
US5270964A (en) | 1992-05-19 | 1993-12-14 | Sun Microsystems, Inc. | Single in-line memory module |
US5575686A (en) * | 1993-04-14 | 1996-11-19 | Burndy Corporation | Stacked printed circuit boards connected in series |
EP0695494B1 (en) | 1993-04-23 | 2001-02-14 | Irvine Sensors Corporation | Electronic module comprising a stack of ic chips |
US5359493A (en) | 1993-07-09 | 1994-10-25 | Texas Instruments Incorporated | Three dimensional multi-chip module with integral heat sink |
US5513329A (en) * | 1993-07-15 | 1996-04-30 | Dell Usa, L.P. | Modular host local expansion upgrade |
DE69432634D1 (en) | 1993-08-13 | 2003-06-12 | Irvine Sensors Corp | IC STACK AS REPLACEMENT FOR INDIVIDUAL IC |
US5502667A (en) | 1993-09-13 | 1996-03-26 | International Business Machines Corporation | Integrated multichip memory module structure |
US5754405A (en) * | 1995-11-20 | 1998-05-19 | Mitsubishi Semiconductor America, Inc. | Stacked dual in-line package assembly |
US5706179A (en) * | 1996-02-07 | 1998-01-06 | Palatov; Dennis | Computer housing and expansion card format for consumer electronics devices |
US5793998A (en) * | 1996-04-17 | 1998-08-11 | Digital Equipment Corporation | Method and apparatus for interconnection of multiple modules |
US5754409A (en) | 1996-11-06 | 1998-05-19 | Dynamem, Inc. | Foldable electronic assembly module |
US6324071B2 (en) * | 1999-01-14 | 2001-11-27 | Micron Technology, Inc. | Stacked printed circuit board memory module |
-
1999
- 1999-01-14 US US09/231,613 patent/US6324071B2/en not_active Expired - Fee Related
-
2001
- 2001-11-27 US US09/995,936 patent/US6418034B1/en not_active Expired - Lifetime
Cited By (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6721195B2 (en) * | 2001-07-12 | 2004-04-13 | Micron Technology, Inc. | Reversed memory module socket and motherboard incorporating same |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US8773937B2 (en) | 2005-06-24 | 2014-07-08 | Google Inc. | Memory refresh apparatus and method |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8615679B2 (en) | 2005-06-24 | 2013-12-24 | Google Inc. | Memory modules with reliability and serviceability functions |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US8386833B2 (en) | 2005-06-24 | 2013-02-26 | Google Inc. | Memory systems and memory modules |
US8811065B2 (en) | 2005-09-02 | 2014-08-19 | Google Inc. | Performing error detection on DRAMs |
US8619452B2 (en) | 2005-09-02 | 2013-12-31 | Google Inc. | Methods and apparatus of stacking DRAMs |
US8582339B2 (en) | 2005-09-02 | 2013-11-12 | Google Inc. | System including memory stacks |
US9727458B2 (en) | 2006-02-09 | 2017-08-08 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US9542353B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US8566556B2 (en) | 2006-02-09 | 2013-10-22 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8797779B2 (en) | 2006-02-09 | 2014-08-05 | Google Inc. | Memory module with memory stack and interface with enhanced capabilites |
US8112266B2 (en) | 2006-07-31 | 2012-02-07 | Google Inc. | Apparatus for simulating an aspect of a memory circuit |
US8671244B2 (en) | 2006-07-31 | 2014-03-11 | Google Inc. | Simulating a memory standard |
US8340953B2 (en) | 2006-07-31 | 2012-12-25 | Google, Inc. | Memory circuit simulation with power saving capabilities |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US9047976B2 (en) | 2006-07-31 | 2015-06-02 | Google Inc. | Combined signal delay and power saving for use with a plurality of memory circuits |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8745321B2 (en) | 2006-07-31 | 2014-06-03 | Google Inc. | Simulating a memory standard |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8972673B2 (en) | 2006-07-31 | 2015-03-03 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US8154935B2 (en) | 2006-07-31 | 2012-04-10 | Google Inc. | Delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8595419B2 (en) | 2006-07-31 | 2013-11-26 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8601204B2 (en) | 2006-07-31 | 2013-12-03 | Google Inc. | Simulating a refresh operation latency |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US8868829B2 (en) | 2006-07-31 | 2014-10-21 | Google Inc. | Memory circuit system and method |
US8631220B2 (en) | 2006-07-31 | 2014-01-14 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8977806B1 (en) | 2006-10-05 | 2015-03-10 | Google Inc. | Hybrid memory module |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8751732B2 (en) | 2006-10-05 | 2014-06-10 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8370566B2 (en) | 2006-10-05 | 2013-02-05 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8760936B1 (en) | 2006-11-13 | 2014-06-24 | Google Inc. | Multi-rank partial width memory modules |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8446781B1 (en) | 2006-11-13 | 2013-05-21 | Google Inc. | Multi-rank partial width memory modules |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8675429B1 (en) | 2007-11-16 | 2014-03-18 | Google Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8730670B1 (en) | 2007-12-18 | 2014-05-20 | Google Inc. | Embossed heat spreader |
US8705240B1 (en) | 2007-12-18 | 2014-04-22 | Google Inc. | Embossed heat spreader |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8631193B2 (en) | 2008-02-21 | 2014-01-14 | Google Inc. | Emulation of abstracted DIMMS using abstracted DRAMS |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8762675B2 (en) | 2008-06-23 | 2014-06-24 | Google Inc. | Memory system for synchronous data transmission |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8819356B2 (en) | 2008-07-25 | 2014-08-26 | Google Inc. | Configurable multirank memory system with interface circuit |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
CN111179979A (en) * | 2019-12-20 | 2020-05-19 | 宜鼎国际股份有限公司 | Laminated plate structure |
Also Published As
Publication number | Publication date |
---|---|
US6324071B2 (en) | 2001-11-27 |
US20020034068A1 (en) | 2002-03-21 |
US6418034B1 (en) | 2002-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6324071B2 (en) | Stacked printed circuit board memory module | |
US5530623A (en) | High speed memory packaging scheme | |
US7072201B2 (en) | Memory module | |
US6707684B1 (en) | Method and apparatus for direct connection between two integrated circuits via a connector | |
US6347039B1 (en) | Memory module and memory module socket | |
US5825630A (en) | Electronic circuit board including a second circuit board attached there to to provide an area of increased circuit density | |
US6705877B1 (en) | Stackable memory module with variable bandwidth | |
US7045891B2 (en) | Sockets for module extension and memory system using same | |
US5748451A (en) | Power distribution/stiffener for active back plane technologies | |
US7009848B2 (en) | Method, adapter card and configuration for an installation of memory modules | |
US8138592B2 (en) | Planar array contact memory cards | |
EP0940850A1 (en) | Signaling improvement using extended transmission lines on 'DIMM'memory modules | |
US6381164B1 (en) | Low profile, high density memory system | |
US6726505B2 (en) | Memory daughter card apparatus, configurations, and methods | |
JP2003517175A (en) | Large-capacity memory module with embedded high-speed bus termination | |
US8446738B2 (en) | Motherboard assembly for interconnecting and distributing signals and power | |
US7264512B2 (en) | PCI express connector | |
US6108228A (en) | Quad in-line memory module | |
US7068120B2 (en) | Electromagnetic bus coupling having an electromagnetic coupling interposer | |
EP0446367B1 (en) | Control device | |
Bonner et al. | Advanced printed-circuit board design for high-performance computer applications | |
EP0434543A2 (en) | High-density memory array packaging | |
KR100505641B1 (en) | Memory module and memory system having the same | |
CN217591200U (en) | High-speed signal mainboard and electronic equipment | |
WO1999041770A2 (en) | Routing topology for identical connector point layouts on primary and secondary sides of a substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON ELECTRONICS, IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WEBER, RICK;HOWARTH, JAMES;LARSEN, COREY;REEL/FRAME:010279/0926;SIGNING DATES FROM 19990430 TO 19990504 |
|
AS | Assignment |
Owner name: MEI CALIFORNIA, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON ELECTRONICS, INC.;REEL/FRAME:011658/0956 Effective date: 20010322 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MEI CALIFORNIA INC;REEL/FRAME:012232/0436 Effective date: 20010322 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20131127 |