US20010005206A1 - Picture processing apparatus and picture processing method - Google Patents
Picture processing apparatus and picture processing method Download PDFInfo
- Publication number
- US20010005206A1 US20010005206A1 US09/778,159 US77815901A US2001005206A1 US 20010005206 A1 US20010005206 A1 US 20010005206A1 US 77815901 A US77815901 A US 77815901A US 2001005206 A1 US2001005206 A1 US 2001005206A1
- Authority
- US
- United States
- Prior art keywords
- picture processing
- data
- packet
- unpacketizing
- sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/60—Memory management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
Definitions
- This invention relates to a picture processing apparatus and a picture processing method employed in a graphics computer, special effect device or a video game, which are picture equipments employing a computer.
- a picture processing apparatus for generating data of a picture outputted and displayed on a TV receiver, monitor receiver, cathode ray tube (CRT) or on a display device, that is display output picture data, is constructed as the combination of a general-purpose memory chip, a central processing unit (CPU) or other processing chips. High-speed processing is enabled by providing a dedicated drawing device between the CPU and a frame buffer.
- the CPU does not access the frame buffer directly in generating a picture. Instead, the CPU performs geometric processing operations, such as coordinate transformation, clipping or light source calculations and formulates drawing commands for defining a three-dimensional model for drawing a three-dimensional picture as a combination of triangular or quadrangular basic unit figures (polygons) to send the drawing commands over an external bus to the drawing device.
- geometric processing operations such as coordinate transformation, clipping or light source calculations and formulates drawing commands for defining a three-dimensional model for drawing a three-dimensional picture as a combination of triangular or quadrangular basic unit figures (polygons) to send the drawing commands over an external bus to the drawing device.
- the latter is dissolved into plural polygons and drawing commands associated with the respective polygons are transmitted from the CPU to the drawing device, which then interprets the drawing commands sent from the CPU to the drawing device and calculates the colors of all pixels making up the polygons and the Z-values from the Z-value specifying the color data and depth of apices.
- the drawing device then performs rendering processing of writing the pixel data in the frame buffer to delineate a figure on the frame buffer.
- the Z-value is the information specifying the distance along the depth from the viewing point.
- the texture mapping is a technique of bonding a two-dimensional picture (picture pattern), separately provided as a texture source picture, that is a texture pattern, on the surface of a polygon constituting an object.
- the mip mapping is among texture mapping techniques of interpolating pixel data so that, on approaching to or receding away from a three-dimensional model, the picture pattern bonded to the polygon will not depart from spontaneity.
- the memory operating speed or the performance of the external bus is not improved as compared to improvement in the operating frequency of calculation chips or circuit size, such that the external bus proves to be a bottleneck.
- the memory bus system having a large data transfer volume is generally high in latency and exhibits high performance in large-capacity burst transfer.
- the performance of the memory bus system is not exhibited for a small-capacity random transfer, such as in ordinary CPU accessing.
- the CPU commands are consumed in the packet format and reformat thus lowering the efficiency. If the system has a cache, long packets sufficient to accommodate the packet length cannot be set, such that the burst is usually set to four words and hence the performance of the memory system of the larger data transfer volume cannot be displayed.
- the present invention has the following objects:
- an object of the present invention is to reduce the above-mentioned bottleneck in the picture processing apparatus combined from the general-purpose memory chip, CPU and the lie calculation chip.
- Another object of the present invention is to provide a picture processing apparatus and a picture processing method for raising the data transfer efficiency.
- a further object of the present invention is to provide a picture processing apparatus and a picture processing method for raising the data efficiency on a memory.
- a further object of the present invention is to provide a picture processing apparatus and a picture processing method for raising the efficiency in packet data development and packaging efficiency.
- a further object of the present invention is to provide a picture processing apparatus and a picture processing method for affording freedom to the packet form.
- a still another object of the present invention is to provide a picture processing apparatus and a picture processing method for enabling burst transfer suited to the packet form.
- the present invention provides a picture processing apparatus having a plurality of picture processing units interconnected over an external bus and a memory, wherein there is provided a first packet engine at a data inlet stage of at least one picture processing unit.
- the first packet engine can modify the data unpacketizing sequence.
- a second packet engine for packetizing data is provided at a data output stage of an other picture processing unit.
- the second packet engine appends the appendage information specifying the unpacketizing sequence associated with the packetizing sequence to a packet at the time of data packetizing.
- the first packet engine performs data unpacketizing in accordance with the sequence specified by the appendage information at the time of unpacketizing.
- the packet engines in the picture processing apparatus according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- the first and second packet engines have sequence selection means for selecting the data packetizing/unpacketizing sequence.
- the second packet engine appends the tag information specifying the data packetizing/unpacketizing sequence as selected during packetizing by the sequence selection means to a packet.
- the first packet engine selects the sequence as designated by the tag information during unpacketizing by the sequence selection means.
- the packet engines in the picture processing apparatus according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- a first picture processing unit having a geometry processing function of defining a three-dimensional model as a combination of unit figures for formulating drawing commands for drawing a three-dimensional figure.
- the first picture processing unit packetizes the drawing commands thus formulated to send the packetized drawing commands by the first packet engine as a command packet over an external bus.
- a second picture processing unit as the above-mentioned picture processing units, for unpacketizing the command packet sent from the first picture processing unit by the first packet engine, interpreting the drawing command sent as the command packet and performing the rendering processing of writing the pixel data in a frame buffer.
- the picture processing apparatus thus can perform efficient drawing processing.
- the present invention also provides a picture processing method carried out by a picture processing apparatus having a plurality of picture processing units interconnected over an external bus and a memory.
- the picture processing method includes performing data unpackatizing by a first packet engine at a data inlet stage of at least one picture processing unit.
- the first packet engine can modify a data unpacketizing sequence.
- the packet form may be afforded with freedom for achieving high data transfer efficiency and higher memory data efficiency.
- data packetizing is performed by a second packet engine provided at a data output stage of an other picture processing unit.
- the second packet engine appends the appendage information specifying the unpacketizing sequence associated with the packetizing sequence to a packet at the time of data packetizing, and data unpacketizing is performed by the first packet engine in accordance with the sequence specified by the appendage information at the time of data unpacketizing.
- the picture processing method according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- the picture processing method of the present invention also includes selecting the data packetizing/unpacketizing sequence during data packetizing and appending the tag information specifying the data packetizing/unpacketizing sequence during the data packetizing to a packet, by the second packet engine, and selecting the unpacketizing sequence as designated by the tag information during data unpackaging by the first packet engine for performing the data unpackaging.
- the picture processing method according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- the picture processing method of the present invention also includes performing, by a first picture processing unit, geometry processing of defining a three-dimensional model as a combination of unit figures for formulating drawing commands for drawing a three-dimensional figure, packetizing the drawing commands thus formulated by the second packet engine and sending the packetized commands as a command packet over an external bus, and unpacketizing, in a second picture processing unit, the command packet sent from the first picture processing unit by the first packet engine, interpreting the drawing command sent as the command packet and performing the rendering processing of writing the pixel data in a frame buffer.
- the picture processing apparatus can efficiently perform drawing processing.
- the bottleneck in the conventional picture processing apparatus constructed by combination of the general-purpose memory chips, CPU or other calculation chips can be alleviated.
- FIG. 1 is a block diagram showing the structure of a video game device embodying the present invention.
- FIG. 2 is a schematic view showing the state of instalment of programmable packet engine PPE in the above video game device.
- FIG. 3 is a block diagram showing the configuration of the PPE.
- FIG. 4 shows a typical operation of the PPE.
- FIG. 5 shows another typical operation of the PPE.
- FIG. 6 shows still another typical operation of the PPE.
- FIG. 7 shows a typical operation of a variable length read/write buffer VLBF in the above video game device.
- FIG. 8 is a plan view showing a video game device embodying the present invention.
- FIG. 9 is a back side view of the video game device.
- FIG. 10 is a side view of the video game device.
- FIG. 11 is a plan view of a CD-ROM mounted on the video game device.
- the present invention is applied to a video game device configured as shown for example in FIG. 1.
- the video game device which reads out a game program stored on, for example, an optical disc and executes the program for carrying out the game in accordance with the commands from the user, is configured as shown in FIG. 1.
- the video game device has two sorts of buses, that is a main bus 1 and a sub-bus 2 .
- the main bus 1 and the sub-bus 2 are interconnected via a bus controller 10 .
- main CPU main central processing unit
- main memory 12 made up of a random access memory (RAM), a main direct memory access controller (main DMAC) 13 , a MPEG decoder 14 and a picture processing unit or graphics processing unit (GPU) 15 .
- main CPU main central processing unit
- main memory 12 made up of a random access memory (RAM)
- main DMAC main direct memory access controller
- MPEG decoder 14 MPEG decoder
- GPU graphics processing unit
- a subsidiary central processing unit (sub-CPU) 21 made up of a micro-processor
- a subsidiary memory 22 made up of a random access memory (RAM)
- a subsidiary direct memory access controller (sub-DMAC) 23 a read-only memory (ROM) 24 holding on memory a program, such as an operating system
- a sound processing unit (SPU) 25 a communication controller, that is an asynchronous transmission module (ATM) 26 , a subsidiary storage device 27 , an input device 28 and a CD-ROM drive 30 .
- ATM asynchronous transmission module
- the bus controller 10 is a device on the main bus 1 for switching between the main bus 1 and the sub-bus 2 , and is opened in an initial state.
- the main CPU 11 is a device on the main bus 1 operating in accordance with the program on the main memory 12 . Since the bus controller 10 is opened on startup, the main CPU 11 reads the boot program from the ROM 24 on the sub-bus 2 and reproduces the application program and the necessary data from the CD-ROM by the CD-ROM driver 30 for loading on the main memory 12 and on the devices on the sub-bus 2 . On the main CPU 11 is loaded a geometry transfer engine (GTE) 17 for performing coordinate transformation. On an input/output unit of the main CPU are loaded a programmable packet engine (PPE) 112 for data packetizing/unpacketizing with a sequence that can be modified, and a variable length read/write buffer (VLBF) 117 .
- GTE geometry transfer engine
- PPE programmable packet engine
- VLBF variable length read/write buffer
- the GTE 17 includes a parallel processing mechanism for executing plural calculations in parallel, and performs calculations, such as coordinate transformation, light source calculations, matrix or vector calculations, responsive to requests for calculations from the main CPU 11 .
- the main CPU 11 defines a three-dimensional model, as a combination of basic unit figures (polygons), such as triangles or quadrangles, based on the results of calculations executed by the GTE 17 , for formulating drawing commands associated with the respective polygons for drawing the three-dimensional figure.
- the PPE 112 packetizes the drawing commands to form command packets which are transmitted over the main bus 1 to the GPU 15 .
- the main DMAC 13 is a device on the main bus 1 for executing control, such as DMA control, on the devices on the main bus 1 . If the bus controller 10 is opened, the main DMAC 13 performs control on the devices on the sub-bus 2 .
- the GPU 15 is a device on the main bus 1 performing as a rendering processor.
- a programmable packet engine (PPE) 152 On the input/output unit of the GPU 15 is mounted a programmable packet engine (PPE) 152 , the data packetizing/unacketizing sequence of which can be modified.
- the PPE 152 unpacketizes the command packet and the object data sent from the main CPU 11 or the main DMAC 13 .
- the GPU 15 interprets the drawing commands sent as the command packets and calculates the color of all pixels making up the polygon from the color data of the apex points and from the Z-values specifying the depth.
- the GPU performs rendering processing of writing the pixel data in the frame buffer 18 responsive to the Z-value.
- the GPU 15 also executes calculations, such as coordinate transformation or light source calculations, on the three-dimensional picture data sent as the object data by a processor, not shown, for generating internal drawing commands associated with respective polygons.
- the GPU executes rendering processing as described above.
- the MDEC 14 is an I/O connection device operable in parallel with the CPU and is a device on the main bus 1 operating as the picture expansion engine.
- the MDEC 14 decodes picture data compressed and encoded by orthogonal transform, such as discrete cosine transform.
- the sub-CPU 21 is a device on the sub-bus 2 operating by a program on the sub-memory 22 .
- the sub-DMAC 23 is a device on the sub-bus 2 directed to the devices on the sub-bus for controlling DMA transfer. This sub-DMAC 23 acquires rights on the bus only when the bus controller 10 is closed.
- the SPU 25 is a device on the sub-bus 2 performing as a sound processor. This SPU 25 is responsive to the sound command sent from the sub-CPU 21 or sub-DMAC 23 as a command packet in order to read out sound source data from the sound memory 29 to output the read-out data.
- the ATM 26 is a device for communication on the sub-bus 2 .
- the subsidiary storage device 27 is a data input/output device on the sub-bus 2 and is composed of a non-volatile memory such as a flash memory.
- the subsidiary storage device 27 transiently stores data such as data on the progress of the game or scores.
- the input device 28 is an input device, such as a man-machine interface, e.g., a mouse, or for input from other equipments, such as picture input or sound input devices, and reproduces the application program or necessary data from the CD-ROM.
- the geometry processing means configured for performing geometry processing, such as coordinate transformation, clipping or light source calculations, defining the three-dimensional model as a combination of the basic unit figures (polygons), such as triangles or quadrangles, formulating drawing commands for drawing a three-dimensional picture and transmitting the drawing commands associated with respective polygons as command packets to the main bus 1 , is made up of the CPU 11 and the GTE 17 on the main bus 1 , while the rendering processing means for generating pixel data of respective polygons based on the drawing commands from the geometry processing means for writing the pixel data in the frame buffer 18 for drawing a figure in the frame buffer 18 is made up of the GPU 15 .
- geometry processing means configured for performing geometry processing, such as coordinate transformation, clipping or light source calculations, defining the three-dimensional model as a combination of the basic unit figures (polygons), such as triangles or quadrangles, formulating drawing commands for drawing a three-dimensional picture and transmitting the drawing commands associated with respective polygons as command packets to the main bus 1 , is
- the PPE 112 on the side of the main CPU 11 making up the geometry processing means and the PPE 152 on the side of the GPU 15 making up the rendering processing means are placed between the inner registers 111 , 151 by the first-in first-out (FIFO) memory in each processing unit and the input/output registers 113 , 153 as shown in FIG. 2.
- the input/output buffers 111 , 151 are constituted by bit lengths suited for data transfer algorithm, while the inner registers 113 , 153 are constituted by bit lengths suited for calculations.
- the PPEs 112 , 152 are made up of address units 112 A, 152 A, designating the input output buffers 111 , 151 and the inner registers 113 , 153 , data mask units 112 B, 152 B, shifters 112 C, 152 C, code expansion units 112 D, 152 D, program units 112 E, 152 E, where a list stating the sequences for packetizing/unpacketizing of data is recorded, and controllers 112 F, 152 F controlling various parts and read/write in accordance with the list of the program units 112 E, 152 E, as shown in FIG. 3.
- the PPEs 112 , 152 are operated in parallel independently of the calculation control for executing data packetizing/unpacketizing in accordance with the sequence as indicated by the list in the program units 112 E, 152 E.
- the PPE 112 on the side of the main CPU 11 packetizing the drawing commands formulated based on the results of calculations by the GTE 17 , formats the drawing commands in accordance with the sequence shown by the designated list designated by the selection of the list in the program unit 112 E in order to form packets (packetizing).
- packetizing formats the drawing commands in accordance with the sequence shown by the designated list designated by the selection of the list in the program unit 112 E in order to form packets (packetizing).
- the tag information specifying the unpacketizing sequence associated with the packetizing sequence indicated by the list is appended to the packet.
- the PPE 152 on the side of the GPU 15 re-formats the command packets in accordance with the sequence stated in the list specified by the tag information appended to the command packet sent from the CPU 11 or the main DMAC 13 by way of unpacketizing.
- the packing list PL 0 is stated the sequence for writing the three-dimensional information in the input output buffer 111 in the packetized form as packet command.
- the three-dimensional information is specified by apex point information (VX 0 , VY 0 , VZ 0 ), (VX 1 , VY 1 , VZ 1 ), (VX 2 , VY 2 , VZ 2 ), generated as object data in the internal register 113 in the main CPU 11 , normal line information at the apex points (NX 0 , NY 0 , NZ 0 ), (NX 1 , NY 1 , NZ 1 ), (NX 2 , NY 2 , NZ 2 ), and the color information at the apex points (R 0 , G 0 , B 0 ), (R 1 , G 1 , B 1 ), (R 2 , G 2 , B 2 ), as shown in FIG.
- the apex point information VX 0 , VY 0 , VZ 0 , VX 1 , VY 1 , VZ 1 ,VX 2 , VY 2 , VZ 2 and the normal line information NX 0 , NY 0 , NZ 0 , NX 1 , NY 1 , NZ 1 , NX 2 , NY 2 , NZ 2 , calculated by 32 bits, are packed as 16 bits, while the color information at the respective apex points R 0 , G 0 , B 0 , R 1 , G 1 , B 1 R 2 , G 2 , B 2 at the respective apex points, calculated by 16 bits, are packed in 16 bits in each apex point, that is in 16 bits made up of 5 bits each of R, G and B and a control bit used for semi-transparent processing.
- the apex point information VX 0 , VY 0 , VZ 0 calculated by 32 bits, is packed by 16 bits, while the difference data ( ⁇ X 1 , ⁇ Y 1 , ⁇ Z 1 ), ( ⁇ VX 2 , ⁇ Y 2 , ⁇ Z 2 ), ( ⁇ X 3 , ⁇ Y 3 , ⁇ Z 3 ), calculated by 32 bits, is packed in 8 bits, while the tag information TAG designating the unpacking list PL 1 is appended.
- the packing list PL 2 is stated the sequence for packetizing the two-dimensional quadrangular information constituted by apex point coordinates (X 0 , Y 0 ), (X 1 , Y 1 ), (X 2 , Y 2 ), (X 3 , Y 3 ), set as drawing commands in the internal register 113 in the main CPU 11 , the texture coordinates associated with the respective apex points (U 0 , V 0 ), (U 1 , V 1 ), (U 2 , V 2 ),(U 3 , V 3 ) associated with respective apex points and the color information (R 0 , G 0 , B 0 ), (R 1 , G 1 , B 1 ), (R 2 , G 2 , B 2 ) and (R 3 , G 3 , B 3 ), as shown in FIG.
- the apex point coordinates X 0 , Y 0 , X 1 , Y 1 , X 2 , Y 2 , X 3 , Y 3 , calculated by 32 bits, are packed in 16 bits
- the texture coordinates U 0 , V 0 , U 1 , V 1 U 2 , V 2 U 3 , V 3 and the color information R 0 , G 0 , B 0 , R 1 , G 1 , B 1 R 2 , G 2 , B 2 , calculated by 16 bits, are packed in 8 bits
- the tag information TAG specifying the unpacking list ULZ associated with the packing list PL 2 is appended.
- the unpacking list UL 0 is stated the sequence of writing the packet commands transferred to the input/output buffer 151 in the internal register 153 , as shown in FIG. 4(B).
- the packet commands transferred to the input/output buffer 151 so as to be written in the internal register 153 are developed, based on the tag information TAG, into the three-dimensional triangular information specified by the 32-bit apex point information (VX 0 , VY 0 , VZ 0 ), (VX 1 , VY 1 , VZ 1 ), (VX 2 , VY 2 , VZ 2 ), normal line information (NX 0 , NY 0 , NZ 0 ), (NX 1 , NY 1 , NZ 1 ), (NX 2 , NY 2 , NZ 2 ), and the 16-bit color information (R 0 , G 0 , B 0 ), (R 1 , G 1 , B 1 ), (R 2 , G 2 , B ),
- the unpacking list UL 1 is stated the sequence of writing the packet commands transferred to the input/output buffer 151 in the internal register 153 , as shown in FIG. 5(B).
- the packet commands transferred to the input/output buffer 151 so as to be written in the internal register 153 are developed, based on the tag information TAG, into the coupled triangular information constituted by the 32-bit apex point data (VX 0 , VY 0 , VZ 0 ) and difference data ( ⁇ X 1 , ⁇ Y 1 , ⁇ Z 1 ), ( ⁇ VX 2 , ⁇ Y 2 , ⁇ Z 2 ), ( ⁇ X 3 , ⁇ Y 3 , ⁇ Z 3 ).
- the packing list UL 2 is stated the sequence of writing the packet commands transferred to the input/output buffer 151 in the internal register 153 , as shown in FIG. 6(B).
- the packet commands transferred to the input/output buffer 151 so as to be written in the internal register 153 are developed, based on the tag information TAG, into the quadrangular information constituted by the 32-bit apex point coordinates (X 0 , Y 0 ), (X 1 , Y 1 ), (X 2 , Y 2 ), (X 3 , Y 3 ), 16-bit texture coordinates (U 0 , V 0 ), (U 1 , V 1 ), (U 2 , V 2 ), (U 3 , V 3 ) and the color information (R 0 , G 0 , B 0 ), (R 1 , G 1 , B 1 ), (R 2 , G 2 , B 2 ), (R 3 , G 3 , B 3 ) associated with respective apex
- the VLBF 117 provided at the inlet outlet portion of the main CPU 11 , is made up of a read buffer 117 R and a write buffer 117 W, associated with the longest burst transfer, and burst length setting registers 117 RL, 117 WL for setting the burst lengths.
- the burst length setting registers 117 RL, 117 WL are set to lengths suited to the reading and formulation of a packet processed in a cache-on particular routine at the leading end of the routine. This enables burst transfer suited to the packet form and improves the transfer efficiency.
- the above-described video game device is configured as shown in a plan view of FIG. 8, a front view of FIG. 9 and a side view of FIG. 10.
- FIG. 8 shows a video game device 201 basically made up of a main body portion 202 and an operating device 217 connected via a cable 227 to the main body portion 202 .
- a disc loading unit 203 within which is loaded a CD-ROM 251 shown in FIG. 11.
- a power source switch 205 actuated on power up or power down, and a reset switch 204 actuated for transiently resetting the game.
- a disc actuating switch 206 actuated when loading/unloading the CD-ROM 251 to the disc loading unit 203 .
- connecting portions 207 A, 207 B On the front side of the main body portion 202 are mounted connecting portions 207 A, 207 B, as shown in FIG. 9. These connecting portions 207 A, 207 are each provided with a connection terminal portion 226 provided at the leading end of a cable 227 led out from the operating device 217 , a connection terminal insertion portion 212 configured for connecting a recording device 228 , such as a memory card, and a recording insertion portion 208 .
- the main body portion 202 can be connected to two each of the operating devices 217 and the recording devices 228 .
- FIG. 9 shows the state in which the connection terminal portion 226 and the recording device 228 are connected to the right-side connecting portion 207 B, while none of the connection terminal portions 226 or the recording device 228 is connected to the left side connection portion 207 A.
- a shutter 209 is provided on the recording insertion device 208 used for loading a recording device 238 .
- the shutter 209 is thrust by the distal end of the recording device 228 for loading.
- connection terminal portion 226 has a grip 231 A, while the recording device 238 has a grip 242 A.
- the grips are machined for slip-proofing, such as by knurling.
- the length of the connection terminal portion 226 and that of the recording device 238 are of the same length L.
- the operating device 17 has supports 220 , 221 that can be held by left and right hands. On the distal ends of the supports 220 , 221 are provided operating portions 218 , 219 .
- the operating portions 224 , 225 can be operated by index fingers of left and right hands, while the operating portions 218 , 219 are operated by thumb fingers of left and right hands.
- a selection switch 222 actuated when performing a selection operation during the game and a start switch 223 actuated when starting the game.
- the CD-ROM 251 loaded on the disc loading unit 203 is reproduced by the CD-ROM drive 30 .
- the operating device 217 is equivalent to the above-mentioned input device 28
- the recording device 228 corresponds to the subsidiary storage device 27 .
Abstract
Description
- This invention relates to a picture processing apparatus and a picture processing method employed in a graphics computer, special effect device or a video game, which are picture equipments employing a computer.
- In a TV game machine for household use, a personal computer or in a graphics computer, a picture processing apparatus for generating data of a picture outputted and displayed on a TV receiver, monitor receiver, cathode ray tube (CRT) or on a display device, that is display output picture data, is constructed as the combination of a general-purpose memory chip, a central processing unit (CPU) or other processing chips. High-speed processing is enabled by providing a dedicated drawing device between the CPU and a frame buffer.
- Specifically, with the above picture processing apparatus, the CPU does not access the frame buffer directly in generating a picture. Instead, the CPU performs geometric processing operations, such as coordinate transformation, clipping or light source calculations and formulates drawing commands for defining a three-dimensional model for drawing a three-dimensional picture as a combination of triangular or quadrangular basic unit figures (polygons) to send the drawing commands over an external bus to the drawing device. For example, for displaying a three-dimensional object, the latter is dissolved into plural polygons and drawing commands associated with the respective polygons are transmitted from the CPU to the drawing device, which then interprets the drawing commands sent from the CPU to the drawing device and calculates the colors of all pixels making up the polygons and the Z-values from the Z-value specifying the color data and depth of apices. The drawing device then performs rendering processing of writing the pixel data in the frame buffer to delineate a figure on the frame buffer. Meanwhile, the Z-value is the information specifying the distance along the depth from the viewing point.
- For example, if a three-dimensional object is displayed on the picture generating device, the object is dissolved into plural polygons and the drawing command corresponding to the polygons is transferred from the CPU to the drawing device. For displaying the object more realistically, a technique known as texture mapping or mip mapping is used. There is also known a technique of converting color data of a picture via a color lookup table (CLUT) holding on memory the color conversion data for varying the display colors.
- The texture mapping is a technique of bonding a two-dimensional picture (picture pattern), separately provided as a texture source picture, that is a texture pattern, on the surface of a polygon constituting an object. The mip mapping is among texture mapping techniques of interpolating pixel data so that, on approaching to or receding away from a three-dimensional model, the picture pattern bonded to the polygon will not depart from spontaneity.
- In a calculation processing system constituted by combining general-purpose memory chips, CPU or other calculation chips, such as TV game machines for household use or personal computers, the memory operating speed or the performance of the external bus is not improved as compared to improvement in the operating frequency of calculation chips or circuit size, such that the external bus proves to be a bottleneck. The memory bus system having a large data transfer volume is generally high in latency and exhibits high performance in large-capacity burst transfer. However, the performance of the memory bus system is not exhibited for a small-capacity random transfer, such as in ordinary CPU accessing.
- If a pre-fixed packet, such as a command packet, is used, efficient transfer can be achieved by exploiting a direct memory access controller (DMAC). However, the multifarious algorithm cannot be coped with thus giving rise to redundancy.
- The CPU commands are consumed in the packet format and reformat thus lowering the efficiency. If the system has a cache, long packets sufficient to accommodate the packet length cannot be set, such that the burst is usually set to four words and hence the performance of the memory system of the larger data transfer volume cannot be displayed.
- In view of the above-described status of the prior art, the present invention has the following objects:
- Specifically, an object of the present invention is to reduce the above-mentioned bottleneck in the picture processing apparatus combined from the general-purpose memory chip, CPU and the lie calculation chip.
- Another object of the present invention is to provide a picture processing apparatus and a picture processing method for raising the data transfer efficiency.
- A further object of the present invention is to provide a picture processing apparatus and a picture processing method for raising the data efficiency on a memory.
- A further object of the present invention is to provide a picture processing apparatus and a picture processing method for raising the efficiency in packet data development and packaging efficiency.
- A further object of the present invention is to provide a picture processing apparatus and a picture processing method for affording freedom to the packet form.
- A still another object of the present invention is to provide a picture processing apparatus and a picture processing method for enabling burst transfer suited to the packet form.
- The present invention provides a picture processing apparatus having a plurality of picture processing units interconnected over an external bus and a memory, wherein there is provided a first packet engine at a data inlet stage of at least one picture processing unit. The first packet engine can modify the data unpacketizing sequence. Thus, with the picture processing apparatus according to the present invention, the packet form may be afforded with freedom to achieve high efficiency in data transfer and in memory data.
- With the picture processing apparatus of the present invention, a second packet engine for packetizing data is provided at a data output stage of an other picture processing unit.
- With the picture processing apparatus of the present invention, the second packet engine appends the appendage information specifying the unpacketizing sequence associated with the packetizing sequence to a packet at the time of data packetizing. The first packet engine performs data unpacketizing in accordance with the sequence specified by the appendage information at the time of unpacketizing. The packet engines in the picture processing apparatus according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- With the picture processing apparatus of the present invention, the first and second packet engines have sequence selection means for selecting the data packetizing/unpacketizing sequence. The second packet engine appends the tag information specifying the data packetizing/unpacketizing sequence as selected during packetizing by the sequence selection means to a packet. The first packet engine selects the sequence as designated by the tag information during unpacketizing by the sequence selection means. The packet engines in the picture processing apparatus according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- With the picture processing apparatus of the present invention, there is provided a first picture processing unit having a geometry processing function of defining a three-dimensional model as a combination of unit figures for formulating drawing commands for drawing a three-dimensional figure. The first picture processing unit packetizes the drawing commands thus formulated to send the packetized drawing commands by the first packet engine as a command packet over an external bus. There is also provided a second picture processing unit, as the above-mentioned picture processing units, for unpacketizing the command packet sent from the first picture processing unit by the first packet engine, interpreting the drawing command sent as the command packet and performing the rendering processing of writing the pixel data in a frame buffer. The picture processing apparatus thus can perform efficient drawing processing.
- The present invention also provides a picture processing method carried out by a picture processing apparatus having a plurality of picture processing units interconnected over an external bus and a memory. The picture processing method includes performing data unpackatizing by a first packet engine at a data inlet stage of at least one picture processing unit. The first packet engine can modify a data unpacketizing sequence. With the picture processing method of the present invention, the packet form may be afforded with freedom for achieving high data transfer efficiency and higher memory data efficiency.
- With the picture processing method of the present invention, data packetizing is performed by a second packet engine provided at a data output stage of an other picture processing unit.
- With the picture processing method of the present invention, the second packet engine appends the appendage information specifying the unpacketizing sequence associated with the packetizing sequence to a packet at the time of data packetizing, and data unpacketizing is performed by the first packet engine in accordance with the sequence specified by the appendage information at the time of data unpacketizing. Thus the picture processing method according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- The picture processing method of the present invention also includes selecting the data packetizing/unpacketizing sequence during data packetizing and appending the tag information specifying the data packetizing/unpacketizing sequence during the data packetizing to a packet, by the second packet engine, and selecting the unpacketizing sequence as designated by the tag information during data unpackaging by the first packet engine for performing the data unpackaging. Thus the picture processing method according to the present invention affords freedom to the packet form for realizing efficient packet data development and packing.
- The picture processing method of the present invention also includes performing, by a first picture processing unit, geometry processing of defining a three-dimensional model as a combination of unit figures for formulating drawing commands for drawing a three-dimensional figure, packetizing the drawing commands thus formulated by the second packet engine and sending the packetized commands as a command packet over an external bus, and unpacketizing, in a second picture processing unit, the command packet sent from the first picture processing unit by the first packet engine, interpreting the drawing command sent as the command packet and performing the rendering processing of writing the pixel data in a frame buffer. Thus the picture processing apparatus according to the present invention can efficiently perform drawing processing.
- Thus, according to the present invention, the bottleneck in the conventional picture processing apparatus constructed by combination of the general-purpose memory chips, CPU or other calculation chips can be alleviated.
- FIG. 1 is a block diagram showing the structure of a video game device embodying the present invention.
- FIG. 2 is a schematic view showing the state of instalment of programmable packet engine PPE in the above video game device.
- FIG. 3 is a block diagram showing the configuration of the PPE.
- FIG. 4 shows a typical operation of the PPE.
- FIG. 5 shows another typical operation of the PPE.
- FIG. 6 shows still another typical operation of the PPE.
- FIG. 7 shows a typical operation of a variable length read/write buffer VLBF in the above video game device.
- FIG. 8 is a plan view showing a video game device embodying the present invention.
- FIG. 9 is a back side view of the video game device.
- FIG. 10 is a side view of the video game device.
- FIG. 11 is a plan view of a CD-ROM mounted on the video game device.
- Referring to the drawings, preferred embodiments of the present invention will be explained in detail.
- The present invention is applied to a video game device configured as shown for example in FIG. 1. The video game device, which reads out a game program stored on, for example, an optical disc and executes the program for carrying out the game in accordance with the commands from the user, is configured as shown in FIG. 1.
- Specifically, the video game device has two sorts of buses, that is a
main bus 1 and asub-bus 2. Themain bus 1 and thesub-bus 2 are interconnected via abus controller 10. - To the
main bus 1 are connected a main central processing unit (main CPU) 11, amain memory 12 made up of a random access memory (RAM), a main direct memory access controller (main DMAC) 13, aMPEG decoder 14 and a picture processing unit or graphics processing unit (GPU) 15. To thesub-bus 2 are connected a subsidiary central processing unit (sub-CPU) 21, made up of a micro-processor, asubsidiary memory 22, made up of a random access memory (RAM), a subsidiary direct memory access controller (sub-DMAC) 23, a read-only memory (ROM) 24 holding on memory a program, such as an operating system, a sound processing unit (SPU) 25, a communication controller, that is an asynchronous transmission module (ATM) 26, asubsidiary storage device 27, aninput device 28 and a CD-ROM drive 30. - The
bus controller 10 is a device on themain bus 1 for switching between themain bus 1 and thesub-bus 2, and is opened in an initial state. - The
main CPU 11 is a device on themain bus 1 operating in accordance with the program on themain memory 12. Since thebus controller 10 is opened on startup, themain CPU 11 reads the boot program from theROM 24 on thesub-bus 2 and reproduces the application program and the necessary data from the CD-ROM by the CD-ROM driver 30 for loading on themain memory 12 and on the devices on thesub-bus 2. On themain CPU 11 is loaded a geometry transfer engine (GTE) 17 for performing coordinate transformation. On an input/output unit of the main CPU are loaded a programmable packet engine (PPE) 112 for data packetizing/unpacketizing with a sequence that can be modified, and a variable length read/write buffer (VLBF) 117. - The
GTE 17 includes a parallel processing mechanism for executing plural calculations in parallel, and performs calculations, such as coordinate transformation, light source calculations, matrix or vector calculations, responsive to requests for calculations from themain CPU 11. Themain CPU 11 defines a three-dimensional model, as a combination of basic unit figures (polygons), such as triangles or quadrangles, based on the results of calculations executed by theGTE 17, for formulating drawing commands associated with the respective polygons for drawing the three-dimensional figure. ThePPE 112 packetizes the drawing commands to form command packets which are transmitted over themain bus 1 to theGPU 15. - The
main DMAC 13 is a device on themain bus 1 for executing control, such as DMA control, on the devices on themain bus 1. If thebus controller 10 is opened, themain DMAC 13 performs control on the devices on thesub-bus 2. - The
GPU 15 is a device on themain bus 1 performing as a rendering processor. On the input/output unit of theGPU 15 is mounted a programmable packet engine (PPE) 152, the data packetizing/unacketizing sequence of which can be modified. ThePPE 152 unpacketizes the command packet and the object data sent from themain CPU 11 or themain DMAC 13. TheGPU 15 interprets the drawing commands sent as the command packets and calculates the color of all pixels making up the polygon from the color data of the apex points and from the Z-values specifying the depth. The GPU performs rendering processing of writing the pixel data in theframe buffer 18 responsive to the Z-value. - The
GPU 15 also executes calculations, such as coordinate transformation or light source calculations, on the three-dimensional picture data sent as the object data by a processor, not shown, for generating internal drawing commands associated with respective polygons. The GPU executes rendering processing as described above. - The
MDEC 14 is an I/O connection device operable in parallel with the CPU and is a device on themain bus 1 operating as the picture expansion engine. TheMDEC 14 decodes picture data compressed and encoded by orthogonal transform, such as discrete cosine transform. - The sub-CPU21 is a device on the
sub-bus 2 operating by a program on the sub-memory 22. The sub-DMAC 23 is a device on thesub-bus 2 directed to the devices on the sub-bus for controlling DMA transfer. This sub-DMAC 23 acquires rights on the bus only when thebus controller 10 is closed. TheSPU 25 is a device on thesub-bus 2 performing as a sound processor. ThisSPU 25 is responsive to the sound command sent from the sub-CPU 21 or sub-DMAC 23 as a command packet in order to read out sound source data from thesound memory 29 to output the read-out data. TheATM 26 is a device for communication on thesub-bus 2. Thesubsidiary storage device 27 is a data input/output device on thesub-bus 2 and is composed of a non-volatile memory such as a flash memory. Thesubsidiary storage device 27 transiently stores data such as data on the progress of the game or scores. Theinput device 28 is an input device, such as a man-machine interface, e.g., a mouse, or for input from other equipments, such as picture input or sound input devices, and reproduces the application program or necessary data from the CD-ROM. - Specifically, with the present video game device, the geometry processing means, configured for performing geometry processing, such as coordinate transformation, clipping or light source calculations, defining the three-dimensional model as a combination of the basic unit figures (polygons), such as triangles or quadrangles, formulating drawing commands for drawing a three-dimensional picture and transmitting the drawing commands associated with respective polygons as command packets to the
main bus 1, is made up of theCPU 11 and theGTE 17 on themain bus 1, while the rendering processing means for generating pixel data of respective polygons based on the drawing commands from the geometry processing means for writing the pixel data in theframe buffer 18 for drawing a figure in theframe buffer 18 is made up of theGPU 15. - The
PPE 112 on the side of themain CPU 11 making up the geometry processing means and thePPE 152 on the side of theGPU 15 making up the rendering processing means are placed between theinner registers output registers output buffers inner registers - The
PPEs address units input output buffers inner registers units shifters code expansion units program units controllers program units PPEs program units - For example, the
PPE 112 on the side of themain CPU 11, packetizing the drawing commands formulated based on the results of calculations by theGTE 17, formats the drawing commands in accordance with the sequence shown by the designated list designated by the selection of the list in theprogram unit 112E in order to form packets (packetizing). During this packetizing, the tag information specifying the unpacketizing sequence associated with the packetizing sequence indicated by the list is appended to the packet. ThePPE 152 on the side of theGPU 15 re-formats the command packets in accordance with the sequence stated in the list specified by the tag information appended to the command packet sent from theCPU 11 or themain DMAC 13 by way of unpacketizing. - Specifically, three sorts of the packing lists PL0, PL1 and PL2 are recorded in the
program unit 112E in thePPE 112 of themain CPU 11. - In the packing list PL0 is stated the sequence for writing the three-dimensional information in the
input output buffer 111 in the packetized form as packet command. The three-dimensional information is specified by apex point information (VX0, VY0, VZ0), (VX1, VY1, VZ1), (VX2, VY2, VZ2), generated as object data in theinternal register 113 in themain CPU 11, normal line information at the apex points (NX0, NY0, NZ0), (NX1, NY1, NZ1), (NX2, NY2, NZ2), and the color information at the apex points (R0, G0, B0), (R1, G1, B1), (R2, G2, B2), as shown in FIG. 4(A). In the packing processing in accordance with the packing list PL0, the apex point information VX0, VY0, VZ0, VX1, VY1, VZ1,VX2, VY2, VZ2 and the normal line information NX0, NY0, NZ0, NX1, NY1, NZ1, NX2, NY2, NZ2, calculated by 32 bits, are packed as 16 bits, while the color information at the respective apex points R0, G0, B0, R1, G1, B1 R2, G2, B2 at the respective apex points, calculated by 16 bits, are packed in 16 bits in each apex point, that is in 16 bits made up of 5 bits each of R, G and B and a control bit used for semi-transparent processing. In addition, the tag information TAG specifying the unpacking list UL corresponding to the packing list PL0 is appended to the packed information. - In the packing list PL1, there is stated the sequence for packetizing the coupled triangular information constituted by apex point data (VX0, VY0, VZ0) and difference data (ΔX1, ΔY1, ΔZ1), (ΔVX2, ΔY2, ΔZ2), (ΔX3, ΔY3, ΔZ3) . . . as shown in FIG. 5(A). In the packing processing in accordance with the packing list PL1, the apex point information VX0, VY0, VZ0, calculated by 32 bits, is packed by 16 bits, while the difference data (ΔX1, ΔY1, ΔZ1), (ΔVX2, ΔY2, ΔZ2), (ΔX3, ΔY3, ΔZ3), calculated by 32 bits, is packed in 8 bits, while the tag information TAG designating the unpacking list PL1 is appended.
- In the packing list PL2 is stated the sequence for packetizing the two-dimensional quadrangular information constituted by apex point coordinates (X0, Y0), (X1, Y1), (X2, Y2), (X3, Y3), set as drawing commands in the
internal register 113 in themain CPU 11, the texture coordinates associated with the respective apex points (U0, V0), (U1, V1), (U2, V2),(U3, V3) associated with respective apex points and the color information (R0, G0, B0), (R1, G1, B1), (R2, G2, B2) and (R3, G3, B3), as shown in FIG. 6(A). In the packing processing, in accordance with the packing list PL2, the apex point coordinates X0, Y0, X1, Y1, X2, Y2, X3, Y3, calculated by 32 bits, are packed in 16 bits, while the texture coordinates U0, V0, U1, V1 U2, V2 U3, V3 and the color information R0, G0, B0, R1, G1, B1 R2, G2, B2, calculated by 16 bits, are packed in 8 bits, and the tag information TAG specifying the unpacking list ULZ associated with the packing list PL2 is appended. - In the
program unit 152E in thePPE 152 of theGPU 15 are stated three unpacking lists PU0, PU1 and PU2 associated with the packing lists PL0, PL and PL2, respectively. - In the unpacking list UL0 is stated the sequence of writing the packet commands transferred to the input/
output buffer 151 in theinternal register 153, as shown in FIG. 4(B). The packet commands transferred to the input/output buffer 151 so as to be written in theinternal register 153 are developed, based on the tag information TAG, into the three-dimensional triangular information specified by the 32-bit apex point information (VX0, VY0, VZ0), (VX1, VY1, VZ1), (VX2, VY2, VZ2), normal line information (NX0, NY0, NZ0), (NX1, NY1, NZ1), (NX2, NY2, NZ2), and the 16-bit color information (R0, G0, B0), (R1, G1, B1), (R2, G2, B2), as shown in FIG. 4(B). - In the unpacking list UL1 is stated the sequence of writing the packet commands transferred to the input/
output buffer 151 in theinternal register 153, as shown in FIG. 5(B). The packet commands transferred to the input/output buffer 151 so as to be written in theinternal register 153 are developed, based on the tag information TAG, into the coupled triangular information constituted by the 32-bit apex point data (VX0, VY0, VZ0) and difference data (ΔX1, ΔY1, ΔZ1), (ΔVX2, ΔY2, ΔZ2), (ΔX3, ΔY3, ΔZ3). - In the packing list UL2 is stated the sequence of writing the packet commands transferred to the input/
output buffer 151 in theinternal register 153, as shown in FIG. 6(B). The packet commands transferred to the input/output buffer 151 so as to be written in theinternal register 153 are developed, based on the tag information TAG, into the quadrangular information constituted by the 32-bit apex point coordinates (X0, Y0), (X1, Y1), (X2, Y2), (X3, Y3), 16-bit texture coordinates (U0, V0), (U1, V1), (U2, V2), (U3, V3) and the color information (R0, G0, B0), (R1, G1, B1), (R2, G2, B2), (R3, G3, B3) associated with respective apex points. - The VLBF117, provided at the inlet outlet portion of the
main CPU 11, is made up of aread buffer 117R and awrite buffer 117W, associated with the longest burst transfer, and burst length setting registers 117RL, 117WL for setting the burst lengths. The burst length setting registers 117RL, 117WL are set to lengths suited to the reading and formulation of a packet processed in a cache-on particular routine at the leading end of the routine. This enables burst transfer suited to the packet form and improves the transfer efficiency. - The above-described video game device according to the present invention is configured as shown in a plan view of FIG. 8, a front view of FIG. 9 and a side view of FIG. 10.
- Specifically, FIG. 8 shows a
video game device 201 basically made up of amain body portion 202 and anoperating device 217 connected via acable 227 to themain body portion 202. At a mid portion on the upper surface of themain body portion 202 is mounted adisc loading unit 203 within which is loaded a CD-ROM 251 shown in FIG. 11. On the left side of thedisc loading unit 203 are mounted apower source switch 205 actuated on power up or power down, and areset switch 204 actuated for transiently resetting the game. On the right side of thedisc loading unit 203 is mounted adisc actuating switch 206 actuated when loading/unloading the CD-ROM 251 to thedisc loading unit 203. - On the front side of the
main body portion 202 are mounted connectingportions portions 207A, 207 are each provided with aconnection terminal portion 226 provided at the leading end of acable 227 led out from the operatingdevice 217, a connectionterminal insertion portion 212 configured for connecting arecording device 228, such as a memory card, and arecording insertion portion 208. Specifically, themain body portion 202 can be connected to two each of the operatingdevices 217 and therecording devices 228. - The front view of FIG. 9 shows the state in which the
connection terminal portion 226 and therecording device 228 are connected to the right-side connecting portion 207B, while none of theconnection terminal portions 226 or therecording device 228 is connected to the leftside connection portion 207A. Referring to FIG. 9, ashutter 209 is provided on therecording insertion device 208 used for loading a recording device 238. When loading the recording device 238 on themain body portion 202, theshutter 209 is thrust by the distal end of therecording device 228 for loading. - The
connection terminal portion 226 has agrip 231A, while the recording device 238 has agrip 242A. The grips are machined for slip-proofing, such as by knurling. The length of theconnection terminal portion 226 and that of the recording device 238 are of the same length L. - The operating
device 17 hassupports supports portions portions portions - Between the operating
portions selection switch 222 actuated when performing a selection operation during the game and astart switch 223 actuated when starting the game. - In the present
video game device 201, the CD-ROM 251 loaded on thedisc loading unit 203 is reproduced by the CD-ROM drive 30. The operatingdevice 217 is equivalent to the above-mentionedinput device 28, while therecording device 228 corresponds to thesubsidiary storage device 27.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/778,159 US6369823B2 (en) | 1996-02-29 | 2001-02-05 | Picture processing apparatus and picture processing method |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4376096 | 1996-02-29 | ||
JPP8-043760 | 1996-02-29 | ||
JP8-043760 | 1996-02-29 | ||
US08/945,580 US6211890B1 (en) | 1996-02-29 | 1997-02-25 | Image processor and image processing method |
US09/778,159 US6369823B2 (en) | 1996-02-29 | 2001-02-05 | Picture processing apparatus and picture processing method |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1997/000535 Continuation WO1997032248A1 (en) | 1996-02-29 | 1997-02-25 | Image processor and image processing method |
US08/945,580 Continuation US6211890B1 (en) | 1996-02-29 | 1997-02-25 | Image processor and image processing method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010005206A1 true US20010005206A1 (en) | 2001-06-28 |
US6369823B2 US6369823B2 (en) | 2002-04-09 |
Family
ID=12672725
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/945,580 Expired - Lifetime US6211890B1 (en) | 1996-02-29 | 1997-02-25 | Image processor and image processing method |
US09/778,159 Expired - Lifetime US6369823B2 (en) | 1996-02-29 | 2001-02-05 | Picture processing apparatus and picture processing method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/945,580 Expired - Lifetime US6211890B1 (en) | 1996-02-29 | 1997-02-25 | Image processor and image processing method |
Country Status (11)
Country | Link |
---|---|
US (2) | US6211890B1 (en) |
EP (2) | EP1387287B1 (en) |
JP (1) | JP3620857B2 (en) |
KR (1) | KR100506959B1 (en) |
CN (1) | CN1209736C (en) |
AT (2) | ATE404922T1 (en) |
CA (1) | CA2218227C (en) |
DE (2) | DE69738920D1 (en) |
ES (1) | ES2205176T3 (en) |
TW (1) | TW329497B (en) |
WO (1) | WO1997032248A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040145603A1 (en) * | 2002-09-27 | 2004-07-29 | Soares Stephen Michael | Online multimedia presentation builder and presentation player |
US20040163132A1 (en) * | 2002-12-16 | 2004-08-19 | Masaaki Oka | Signal processing device and entertainment device |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NO993483L (en) * | 1999-07-15 | 2001-01-16 | Ericsson Telefon Ab L M | Method and apparatus for efficient transmission of data packets |
DE60327736D1 (en) * | 2002-12-26 | 2009-07-09 | Canon Kk | Image processing apparatus and image processing method |
US7681112B1 (en) | 2003-05-30 | 2010-03-16 | Adobe Systems Incorporated | Embedded reuse meta information |
US8134561B2 (en) | 2004-04-16 | 2012-03-13 | Apple Inc. | System for optimizing graphics operations |
US7248265B2 (en) * | 2004-04-16 | 2007-07-24 | Apple Inc. | System and method for processing graphics operations with graphics processing unit |
US8704837B2 (en) * | 2004-04-16 | 2014-04-22 | Apple Inc. | High-level program interface for graphics operations |
US7847800B2 (en) * | 2004-04-16 | 2010-12-07 | Apple Inc. | System for emulating graphics operations |
US7231632B2 (en) * | 2004-04-16 | 2007-06-12 | Apple Computer, Inc. | System for reducing the number of programs necessary to render an image |
US7636489B2 (en) * | 2004-04-16 | 2009-12-22 | Apple Inc. | Blur computation algorithm |
US7397964B2 (en) * | 2004-06-24 | 2008-07-08 | Apple Inc. | Gaussian blur approximation suitable for GPU |
US8068103B2 (en) | 2004-06-24 | 2011-11-29 | Apple Inc. | User-interface design |
US8130237B2 (en) * | 2004-06-24 | 2012-03-06 | Apple Inc. | Resolution independent user interface design |
US7652678B2 (en) * | 2004-06-25 | 2010-01-26 | Apple Inc. | Partial display updates in a windowing system using a programmable graphics processing unit |
US8453065B2 (en) * | 2004-06-25 | 2013-05-28 | Apple Inc. | Preview and installation of user interface elements in a display environment |
US7761800B2 (en) * | 2004-06-25 | 2010-07-20 | Apple Inc. | Unified interest layer for user interface |
US8566732B2 (en) | 2004-06-25 | 2013-10-22 | Apple Inc. | Synchronization of widgets and dashboards |
US20050285866A1 (en) * | 2004-06-25 | 2005-12-29 | Apple Computer, Inc. | Display-wide visual effects for a windowing system using a programmable graphics processing unit |
US7546543B2 (en) * | 2004-06-25 | 2009-06-09 | Apple Inc. | Widget authoring and editing environment |
US8302020B2 (en) * | 2004-06-25 | 2012-10-30 | Apple Inc. | Widget authoring and editing environment |
US8239749B2 (en) | 2004-06-25 | 2012-08-07 | Apple Inc. | Procedurally expressing graphic objects for web pages |
US7490295B2 (en) | 2004-06-25 | 2009-02-10 | Apple Inc. | Layer for accessing user interface elements |
US7227551B2 (en) * | 2004-12-23 | 2007-06-05 | Apple Inc. | Manipulating text and graphic appearance |
US8140975B2 (en) * | 2005-01-07 | 2012-03-20 | Apple Inc. | Slide show navigation |
US8543931B2 (en) | 2005-06-07 | 2013-09-24 | Apple Inc. | Preview including theme based installation of user interface elements in a display environment |
US9104294B2 (en) * | 2005-10-27 | 2015-08-11 | Apple Inc. | Linked widgets |
US7743336B2 (en) * | 2005-10-27 | 2010-06-22 | Apple Inc. | Widget security |
US7954064B2 (en) | 2005-10-27 | 2011-05-31 | Apple Inc. | Multiple dashboards |
US7752556B2 (en) | 2005-10-27 | 2010-07-06 | Apple Inc. | Workflow widgets |
US20070101279A1 (en) * | 2005-10-27 | 2007-05-03 | Chaudhri Imran A | Selection of user interface elements for unified display in a display environment |
US8543824B2 (en) | 2005-10-27 | 2013-09-24 | Apple Inc. | Safe distribution and use of content |
US7707514B2 (en) | 2005-11-18 | 2010-04-27 | Apple Inc. | Management of user interface elements in a display environment |
US20070162850A1 (en) * | 2006-01-06 | 2007-07-12 | Darin Adler | Sports-related widgets |
US8155682B2 (en) * | 2006-05-05 | 2012-04-10 | Research In Motion Limited | Handheld electronic device including automatic mobile phone number management, and associated method |
US8869027B2 (en) | 2006-08-04 | 2014-10-21 | Apple Inc. | Management and generation of dashboards |
US20080168367A1 (en) * | 2007-01-07 | 2008-07-10 | Chaudhri Imran A | Dashboards, Widgets and Devices |
US20090005071A1 (en) * | 2007-06-28 | 2009-01-01 | Apple Inc. | Event Triggered Content Presentation |
US8954871B2 (en) | 2007-07-18 | 2015-02-10 | Apple Inc. | User-centric widgets and dashboards |
US20090021486A1 (en) * | 2007-07-19 | 2009-01-22 | Apple Inc. | Dashboard Surfaces |
US8667415B2 (en) | 2007-08-06 | 2014-03-04 | Apple Inc. | Web widgets |
US8156467B2 (en) * | 2007-08-27 | 2012-04-10 | Adobe Systems Incorporated | Reusing components in a running application |
US8176466B2 (en) | 2007-10-01 | 2012-05-08 | Adobe Systems Incorporated | System and method for generating an application fragment |
US9619304B2 (en) | 2008-02-05 | 2017-04-11 | Adobe Systems Incorporated | Automatic connections between application components |
US8656293B1 (en) | 2008-07-29 | 2014-02-18 | Adobe Systems Incorporated | Configuring mobile devices |
CN102521190A (en) * | 2011-12-19 | 2012-06-27 | 中国科学院自动化研究所 | Hierarchical bus system applied to real-time data processing |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4945500A (en) * | 1987-11-04 | 1990-07-31 | Schlumberger Technologies, Inc. | Triangle processor for 3-D graphics display system |
JPH0264779A (en) * | 1988-08-30 | 1990-03-05 | Canon Inc | Picture generating device |
JPH0530138A (en) * | 1991-07-25 | 1993-02-05 | Nippon Telegr & Teleph Corp <Ntt> | Multi-media transfer system |
JPH066781A (en) * | 1992-06-22 | 1994-01-14 | Hitachi Ltd | Multipoint moving image encoding and decoding device |
US5617537A (en) * | 1993-10-05 | 1997-04-01 | Nippon Telegraph And Telephone Corporation | Message passing system for distributed shared memory multiprocessor system and message passing method using the same |
JPH07262152A (en) * | 1994-03-24 | 1995-10-13 | Hitachi Ltd | Computer system |
JP3220328B2 (en) * | 1994-06-01 | 2001-10-22 | 株式会社ソニー・コンピュータエンタテインメント | Video game console |
JP3578498B2 (en) * | 1994-12-02 | 2004-10-20 | 株式会社ソニー・コンピュータエンタテインメント | Image information processing device |
JP3698747B2 (en) * | 1994-12-19 | 2005-09-21 | 株式会社ソニー・コンピュータエンタテインメント | Image data generation method and image processing system |
-
1997
- 1997-02-25 WO PCT/JP1997/000535 patent/WO1997032248A1/en active IP Right Grant
- 1997-02-25 DE DE69738920T patent/DE69738920D1/en not_active Expired - Lifetime
- 1997-02-25 DE DE69725807T patent/DE69725807T2/en not_active Expired - Lifetime
- 1997-02-25 AT AT03078283T patent/ATE404922T1/en not_active IP Right Cessation
- 1997-02-25 KR KR1019970707688A patent/KR100506959B1/en not_active IP Right Cessation
- 1997-02-25 AT AT97904636T patent/ATE253235T1/en active
- 1997-02-25 US US08/945,580 patent/US6211890B1/en not_active Expired - Lifetime
- 1997-02-25 CA CA002218227A patent/CA2218227C/en not_active Expired - Lifetime
- 1997-02-25 CN CNB971900884A patent/CN1209736C/en not_active Expired - Lifetime
- 1997-02-25 EP EP03078283A patent/EP1387287B1/en not_active Expired - Lifetime
- 1997-02-25 EP EP97904636A patent/EP0827067B1/en not_active Expired - Lifetime
- 1997-02-25 JP JP53078697A patent/JP3620857B2/en not_active Expired - Lifetime
- 1997-02-25 ES ES97904636T patent/ES2205176T3/en not_active Expired - Lifetime
- 1997-02-26 TW TW086102345A patent/TW329497B/en not_active IP Right Cessation
-
2001
- 2001-02-05 US US09/778,159 patent/US6369823B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040145603A1 (en) * | 2002-09-27 | 2004-07-29 | Soares Stephen Michael | Online multimedia presentation builder and presentation player |
US20040163132A1 (en) * | 2002-12-16 | 2004-08-19 | Masaaki Oka | Signal processing device and entertainment device |
US9418044B2 (en) * | 2002-12-16 | 2016-08-16 | Sony Interactive Entertainment Inc. | Configuring selected component-processors operating environment and input/output connections based on demand |
Also Published As
Publication number | Publication date |
---|---|
TW329497B (en) | 1998-04-11 |
ATE404922T1 (en) | 2008-08-15 |
KR19990008163A (en) | 1999-01-25 |
CA2218227C (en) | 2002-10-01 |
EP0827067A1 (en) | 1998-03-04 |
US6369823B2 (en) | 2002-04-09 |
JP3620857B2 (en) | 2005-02-16 |
CA2218227A1 (en) | 1997-09-04 |
DE69725807T2 (en) | 2004-08-05 |
EP0827067B1 (en) | 2003-10-29 |
CN1209736C (en) | 2005-07-06 |
ES2205176T3 (en) | 2004-05-01 |
DE69738920D1 (en) | 2008-09-25 |
ATE253235T1 (en) | 2003-11-15 |
US6211890B1 (en) | 2001-04-03 |
EP1387287B1 (en) | 2008-08-13 |
EP0827067A4 (en) | 1998-06-24 |
EP1387287A1 (en) | 2004-02-04 |
KR100506959B1 (en) | 2005-11-11 |
WO1997032248A1 (en) | 1997-09-04 |
DE69725807D1 (en) | 2003-12-04 |
CN1180426A (en) | 1998-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6369823B2 (en) | Picture processing apparatus and picture processing method | |
CA2216442C (en) | Image generating apparatus with fifo memory and cache memory | |
KR100482391B1 (en) | Video signal processing apparatus and method | |
KR100527324B1 (en) | Information processing apparatus | |
US5793376A (en) | Method of producing image data, image data processing apparatus, and recording medium | |
EP0831424B1 (en) | Methods and apparatus for transmitting picture data, processing pictures and recording media therefor | |
US6157384A (en) | Apparatus and method for drawing | |
US6058438A (en) | Method and apparatus for performing high speed data transfers between a host memory and a geometry accelerator of a graphics machine | |
US7170512B2 (en) | Index processor | |
US6362827B1 (en) | Apparatus and method for displaying a plurality of generated video images and externally supplied image data | |
KR100471905B1 (en) | Memory access method and data processing device | |
JPH1011610A (en) | Device and method for plotting | |
JP3468985B2 (en) | Graphic drawing apparatus and graphic drawing method | |
JPH09305777A (en) | Plotting processor, plotting method and recording medium | |
MXPA97007957A (en) | Image processing apparatus and ima processing method | |
JP2004133956A (en) | Drawing system and drawing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SONY NETWORK ENTERTAINMENT PLATFORM INC., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:SONY COMPUTER ENTERTAINMENT INC.;REEL/FRAME:027437/0369 Effective date: 20100401 |
|
AS | Assignment |
Owner name: SONY COMPUTER ENTERTAINMENT INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONY NETWORK ENTERTAINMENT PLATFORM INC.;REEL/FRAME:027449/0108 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 12 |