EP0424982A2 - Vertical deflection circuit - Google Patents
Vertical deflection circuit Download PDFInfo
- Publication number
- EP0424982A2 EP0424982A2 EP90122496A EP90122496A EP0424982A2 EP 0424982 A2 EP0424982 A2 EP 0424982A2 EP 90122496 A EP90122496 A EP 90122496A EP 90122496 A EP90122496 A EP 90122496A EP 0424982 A2 EP0424982 A2 EP 0424982A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- capacitor
- deflection
- current
- voltage
- degaussing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/14—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K4/00—Generating pulses having essentially a finite slope or stepped portions
- H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
- H03K4/08—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
- H03K4/48—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices
- H03K4/60—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth current is produced through an inductor
- H03K4/69—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth current is produced through an inductor using a semiconductor device operating as an amplifier
- H03K4/696—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth current is produced through an inductor using a semiconductor device operating as an amplifier using means for reducing power dissipation or for shortening the flyback time, e.g. applying a higher voltage during flyback time
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
- H04N3/23—Distortion correction, e.g. for pincushion distortion correction, S-correction
- H04N3/233—Distortion correction, e.g. for pincushion distortion correction, S-correction using active elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/12—Picture reproducers
- H04N9/16—Picture reproducers using cathode ray tubes
- H04N9/29—Picture reproducers using cathode ray tubes using demagnetisation or compensation of external magnetic fields
Definitions
- This invention relates to deflection amplifier circuitry.
- a degaussing circuit is responsive to an on-off switch for providing degaussing action during a degaussing interval initiated when the on-off switch is switched to an "on" position.
- a vertical deflection circuit includes a vertical deflection winding and a capacitor, in which capacitor there is developed a vertical rate voltage during steady-state operation that controls the generation of vertical deflection current in the vertical deflection winding.
- a DC power supply generates a DC supply voltage that energizes the deflection circuit. The DC power supply is responsive to the on-off switch to generate the DC supply voltage after the on-off switch is switched to the "on" position.
- the DC supply voltage attains a level adequate to energize the vertical deflection circuit prior to the conclusion of the degaussing interval.
- a means for charging the capacitor from the DC power supply is provided, that charges the capacitor after the on-off switch is switched to the "on" position at a sufficiently slow rate to delay the generation of vertical deflection current past the conclusion of the degaussing interval.
- a vertical deflection amplifier 30 comprises output transistor stages Q1 and Q2 coupled together in a push-pull configuration at an amplifier output terminal 22.
- a vertical deflection winding L V is coupled to terminal 22.
- An S-capacitor C1 is coupled to deflection winding L V at a second terminal 21 remote from output terminal 22.
- a current sampling resistor R12 is coupled between the lower terminal of capacitor C1 and ground.
- the collector of bottom output transistor Q2 is coupled to the base of top output transistor Q1 via a resistor R4 and a diode D4 to form a totem-pole configuration, wherein base drive for top transistor Q1 is shunted through bottom transistor Q2.
- a resistor R8 is coupled between output terminal 22 and the collector of transistor Q2 to reduce crossover distortion.
- a diode D3 parallels resistor R8 and becomes conductive during the second half of vertical trace to shunt current away from resistor R8 at large deflection current amplitudes during the second half of trace. This reduces overall power dissipation during the second half of vertical trace and enables a lower DC operating point to be selected for output terminal 22.
- a +24V supply source is coupled to the collector of transistor Q1 via a small current limiting resistor R6 and a diode D5.
- the control circuitry for deflection amplifier 30 includes a vertical sawtooth generator 23 that develops a vertical rate sawtooth voltage V3 that is AC coupled to the noninverting input terminal of a driver amplifier U1 via a capacitor C4 and a resistor R13.
- a reference voltage V REF is coupled to the inverting input terminal.
- the output of driver U1 is coupled to the base of bottom transistor Q2 via resistor R9 of biasing resistors R9 and R14.
- a base current generating circuit 40 generates a base current i1 for top output transistor Q1.
- Base current generating circuit includes a bootstrap capacitor C2 having a lower terminal coupled to amplifier output terminal 22 at the emitter of transistor Q1 and an upper terminal coupled to the junction of a diode D1 and a resistor R3. Resistor R3 is coupled to the base of transistor Q1.
- Bootstrap capacitor C2 is charged by a current i c2 flowing from terminal 21 via a relatively small valued resistor R2 and diode D1.
- the value of current C2 is established in accordance with the S-capacitor voltage V1 established at terminal 21.
- voltage V1 is a vertical rate parabola voltage, skewed downwardly by the superimposed sawtooth voltage V5 developed across sampling resistor R12.
- output transistor Q1 is conducting a positive vertical deflection current i V to charge S-capacitor C1 from the +24V supply via resistor R6 and diode D5.
- Bootstrap capacitor C2 provides the forward base current for transistor Q1 during the early portions of vertical trace.
- deflection amplifier output voltage V2 developed at terminal 22 is sufficiently greater than S-capacitance voltage V1 to reverse bias diode D1 and prevent the recharging of bootstrap capacitor C2.
- the decreasing, positive sawtooth portion of vertical deflection current i V during the first half of vertical trace is produced as a result of the decreasing conduction of top output transistor Q1.
- the upwardly ramping sawtooth input voltage V3 is amplified by driver U1 to increase the conduction of bottom output transistor Q2, thereby increasing the amount of current shunted away from the base of transistor Q1 via resistor R4 and diode D4.
- transistor Q2 shunts enough base current i1 to cut off conduction in output transistor Q1.
- S-capacitor voltage V1 drives vertical deflection current i V in the negative direction via transistor Q2.
- Amplifier U1 increases the conduction of transistor Q2 as the second half of vertical trace progresses, to generate the negative portion of the downwardly ramping vertical deflection current.
- output voltage V2 is a downwardly ramping voltage.
- S-capacitor voltage V1 has increased and output voltage V2 has decreased to values which enable diode D1 to become forward biased.
- bootstrap capacitor C2 is recharged by current i c2 to the S-capacitor voltage V1.
- S-capacitor terminal 21 sources currents i c2 and i1.
- deflection current i V flows into terminal 21 from S-capacitor C1, and is large enough to be the main source for current i c2 .
- S-capacitor C1 becomes the main source for current i c2 .
- the AC sawtooth sampling voltage V s developed across current sampling resistor R12, is summed via a resistor R11 with the 180° out-of-phase sawtooth input voltage V3 at the noninverting input terminal of amplifier U1.
- S-capacitor voltage V1 developed at terminal 21, is DC coupled to the noninverting input terminal of driver U1 via a resistor R10.
- a negative feedback loop is formed from output terminal 22, that includes deflection winding L v , terminal 21, driver amplifier U1 and bottom output transistor Q2. Should, for example, S-capacitor voltage V1 tend to decrease, this decrease in voltage is applied to driver U1 to decrease conduction of transistor Q2. Conduction in transistor Q1 is increased to recharge capacitor C1 to its stabilized average value.
- sawtooth input voltage V3 abruptly decreases, producing the cutoff of bottom output transistor Q2 at the end of trace.
- a resonant retrace interval is initiated that charges a retrace capacitor C3 coupled across diode D5.
- output voltage V2 begins to increase due to the inductive kick provided by deflection winding L v .
- Voltage V2 forward biases a retrace diode D2 coupled between the base and emitter electrodes of transistor Q1, and forward biases the base-collector path of transistor Q1.
- Deflection current i V flows via retrace diode D2 and reverse base-collector conduction into retrace capacitor C3 and the +24 volt supply.
- Deflection current i V begins to rapidly ramp up during retrace.
- bootstrap capacitor C2 is discharged by deflection current i V via reverse collector conduction of transistor Q1.
- deflection current i V ramps up during retrace through its zero current value, the inductive action of deflection winding L V decreases output voltage V2 at the emitter of transistor Q1 by an amount that enables diode D2 to become reverse biased.
- Bootstrap capacitor C2 begins to discharge into the base of top output transistor Q1, maintaining the transistor in saturated conduction throughout the remainder of the retrace interval.
- the positive retrace deflection current i V has increased to a value that enables sawtooth sampling voltage V s to reestablish drive to bottom output transistor Q2, thereby initiating the subsequent vertical trace interval.
- bottom device Q2 With bottom device Q2 conducting, a shunt path is established for current i1 that bypasses the base of transistor Q1, bringing the transistor out of saturation into the linear mode of operation.
- Capacitor C3 becomes discharged very early within trace by conduction of transistor Q1, after which time diode D5 becomes forward biased.
- resistor R7 One terminal of a resistor R7 is coupled to a +131V DC voltage supply of value greater than the +24V supply.
- the other terminal of resistor R7 is coupled to the junction of the collector of transistor Q1 and retrace capacitor C3.
- a resistor R5 is coupled across retrace capacitor C3.
- capacitor C3 is precharged to a voltage level that is established by voltage dividing resistors R7 and R5, coupled between the +131V voltage source and the +24V voltage source, in accordance with the RC time constant associated with the resistors and capacitor C3.
- the precharged voltage on retrace capacitor C3 at the end of trace provides a more rapid retrace of vertical deflection current i V , thereby shortening the duration of retrace interval T r .
- S-capacitor voltage V1 is applied to base current generating circuit 40 independently of the DC stabilizing negative feedback loop, to enable the generation of current i1 when the S-capacitor voltage V1 exceeds a predetermined magnitude.
- Base current generating circuit 40 is dependent on S-capacitance voltage V1 as a DC voltage supply source. Should the magnitude of S-capacitance voltage V1 decrease below the predetermined magnitude, base current generating circuit 40 will be unable to generate adequate current i1 to maintain top output transistor Q1 in conduction. The main charging path for S-capacitor C1 is via top output transistor Q1. When base current generating circuit 40 is unable to supply base current to maintain transistor Q1 conductive, this main charging path will be disabled.
- An auxiliary or second charging path for capacitor C1 is provided directly to a DC voltage supply, bypassing the main charging path of top output transistor Q1 and the vertical deflection winding L V .
- a relatively large valued resistor R1 is coupled from a +30V supply to S-capacitor terminal 21.
- An auxiliary charging current i0 flows from the +30V supply via-resistor R1 to S-capacitor terminal 21.
- S-capacitor C1 When the television receiver is first turned on, S-capacitor C1 is initially in a discharged state. When the power supply for the television receiver generates the DC supply voltages such as the +24V, +30V and +131V voltages, S-capacitor C1 begins to charge with current i0 from the +30V supply via resistor R1. Due to the relatively large value of S-capacitor C1, voltage V1 remains below the predetermined magnitude required during start-up for enabling base current generating circuit 40. During this substantial start-up delay interval, transistor Q1 remains essentially cutoff, disabling the main charging path for capacitor C1 via deflection winding L V .
- auxiliary charging current i0 is determined by the difference in voltage between the +30V supply and the steady-state value of S-capacitor voltage V1.
- the DC component of current i0 flows into terminal 21 from the +30V supply.
- component values such as the value of resistor R3, the DC component of the current flowing in the current path (R2, D1, R3) equals the DC component of current i0.
- no net DC current flows in deflection winding L V from resistor R1.
- the difference current will flow as a DC component in vertical deflection current i V .
- This difference current is of relatively small value and may be eliminated, if so desired, by proper adjustment of a DC centering control circuit for deflection winding L V , not illustrated in FIGURE 1.
- the start-up delay time for the generation of vertical deflection current is approximately one to two seconds.
- the start-up delay advantageously permits completion of picture tube degaussing before the generation of vertical deflection current, thereby avoiding any undesirable interaction between the vertical deflection magnetic field and the degaussing process.
- FIGURE 3 illustrates a portion of a video display apparatus 60, embodying an aspect of the invention, that includes a picture tube degaussing circuit 10 and vertical deflection circuit 20 of FIGURE 1, wherein start-up of the vertical deflection circuit is delayed until after completion of degaussing.
- Vertical deflection circuit 20 of FIGURE 1 is shown in FIGURE 3 in partial detail only.
- an AC mains supply developing a voltage V AC , energizes a DC power supply 16 when an on-off switch 15 is conductive, or switched to the on-position.
- DC power supply 16 develops various DC supply voltages for the circuitry of video display-apparatus 60 including a +DC1, a +DC2, a +DC3 and a +DC4 voltage.
- Voltage +DC4 for example, energizes a horizontal deflection circuit 17 to generate horizontal deflection current in a horizontal deflection winding L H .
- Degaussing circuit 10 includes a degaussing coil DG located adjacent a picture tube 50 of video display apparatus 60.
- Degaussing coil DC is coupled in series with a positive temperature coefficient thermistor 13, AC mains supply 14 and the mechanical switch portion of an electro-mechanical degaussing relay 11.
- the mechanical switch portion of relay 11 is normally non-conductive when the relay coil is deengerized.
- on-off switch 15 is made conductive to permit DC power supply 16 to develop the DC supply voltages, including the +DC1 supply voltage.
- the +DC1 supply voltage is coupled via a charging capacitor 12 to the, coil of relay 11.
- AC degaussing current flows from AC mains supply 14 in degaussing coil DG and thermistor 13 at the frequency of AC mains voltage V AC .
- thermistor 13 self-heats by the degaussing current, its resistance increases producing a decaying alternating degaussing current that reaches a very low residual amplitude, bringing the degaussing interval to a conclusion.
- the decaying alternating degaussing current produces a decaying alternating degaussing magnetic field that degausses the shadow mask, magnetic shield and other magnetizable material associated with picture tube 50, but not illustrated in FIGURE 3.
- series capacitor 12 charges to the +DC1 supply level, preventing current from flowing in the coil of relay 11.
- the mechanical switch portion of relay 11 returns to its normally non-conductive position to eliminate the flow of even a residual current in degaussing coil DG after conclusion of the degaussing interval.
- the DC supply voltages developed by power supply 16 are rapidly developed from a zero voltage level after on-off switch 15 is made conductive.
- the DC supply voltages developed for vertical deflection circuit 20 attain levels adequate to energize the vertical deflection circuit prior to the conclusion of the degaussing interval.
- capacitor C1 whose voltage V1 controls operation of vertical deflection circuit 20, disables base current generator 40 to prevent the generation of vertical deflection current in vertical deflection winding L V immediately after on-off switch 15 is closed.
- Capacitor C1 is slowly charged from the +DC3 supply via resistor R1 to delay the enablement of base current generating circuit 40 and thus to delay the generation of vertical deflection current until after conclusion of the degaussing interval. This delay avoids any undesirable interaction between the vertical deflection magnetic field and the degaussing process.
- FIGURE 2 illustrates a vertical deflection circuit 120, embodying the invention, similar to the vertical deflection circuit of FIGURE 1, but modified to reduce any net DC current that may flow through deflection winding L V from auxiliary charging current i0. Items in FIGURES 1 and 2 similarly identified represent similar elements or quantities.
- a controllable impedance a transistor Q3, is interposed between base current generating circuit 40 and the +30V supply, with the collector of the transistor coupled to the +30V supply and the emitter coupled to resistor R2.
- the base of transistor Q3 is coupled to S-capacitor second terminal 21 at the junction of charging resistor R1 and S-capacitor C1.
- the S-capacitor voltage V1 controls the conductivity of transistor Q3 and the amount of current flowing in the collector circuit of transistor Q3 to base current generating circuit 40.
- transistor Q3 becomes cut off, disconnecting the +30V supply from base current generating circuit 40, and disabling the generation of current i1 into the base of top output transistor Q1.
- transistor Q3 is cut off to disable top output transistor Q1.
- the auxiliary charging current i 0 charges capacitor C1 after a start-up delay to the value needed to turn on transistor Q3 for enabling base current generating circuit 40. Because of the gain provided by transistor Q3, charging current i0 may be relatively small, and the net DC current component introduced into deflection winding L V by current i0 is negligible.
Abstract
Description
- This invention relates to deflection amplifier circuitry.
- In accordance with the invention, a degaussing circuit is responsive to an on-off switch for providing degaussing action during a degaussing interval initiated when the on-off switch is switched to an "on" position. A vertical deflection circuit includes a vertical deflection winding and a capacitor, in which capacitor there is developed a vertical rate voltage during steady-state operation that controls the generation of vertical deflection current in the vertical deflection winding. A DC power supply generates a DC supply voltage that energizes the deflection circuit. The DC power supply is responsive to the on-off switch to generate the DC supply voltage after the on-off switch is switched to the "on" position. The DC supply voltage attains a level adequate to energize the vertical deflection circuit prior to the conclusion of the degaussing interval. A means for charging the capacitor from the DC power supply is provided, that charges the capacitor after the on-off switch is switched to the "on" position at a sufficiently slow rate to delay the generation of vertical deflection current past the conclusion of the degaussing interval.
- In the Drawing:
- FIGURES 1 and 2 illustrate two different vertical deflection circuits; and
- FIGURE 3 illustrates a video display apparatus, embodying the invention, wherein start-up of the vertical deflection circuit is delayed until after completion of degaussing.
- In vertical deflection circuit 20 of FIGURE 1, a
vertical deflection amplifier 30 comprises output transistor stages Q1 and Q2 coupled together in a push-pull configuration at anamplifier output terminal 22. A vertical deflection winding LV is coupled toterminal 22. An S-capacitor C1 is coupled to deflection winding LV at asecond terminal 21 remote fromoutput terminal 22. A current sampling resistor R12 is coupled between the lower terminal of capacitor C1 and ground. - The collector of bottom output transistor Q2 is coupled to the base of top output transistor Q1 via a resistor R4 and a diode D4 to form a totem-pole configuration, wherein base drive for top transistor Q1 is shunted through bottom transistor Q2. A resistor R8 is coupled between
output terminal 22 and the collector of transistor Q2 to reduce crossover distortion. A diode D3 parallels resistor R8 and becomes conductive during the second half of vertical trace to shunt current away from resistor R8 at large deflection current amplitudes during the second half of trace. This reduces overall power dissipation during the second half of vertical trace and enables a lower DC operating point to be selected foroutput terminal 22. A +24V supply source is coupled to the collector of transistor Q1 via a small current limiting resistor R6 and a diode D5. - The control circuitry for
deflection amplifier 30 includes avertical sawtooth generator 23 that develops a vertical rate sawtooth voltage V3 that is AC coupled to the noninverting input terminal of a driver amplifier U1 via a capacitor C4 and a resistor R13. A reference voltage VREF is coupled to the inverting input terminal. The output of driver U1 is coupled to the base of bottom transistor Q2 via resistor R9 of biasing resistors R9 and R14. - A base current generating
circuit 40, embodying an aspect of the invention, generates a base current i1 for top output transistor Q1. Base current generating circuit includes a bootstrap capacitor C2 having a lower terminal coupled toamplifier output terminal 22 at the emitter of transistor Q1 and an upper terminal coupled to the junction of a diode D1 and a resistor R3. Resistor R3 is coupled to the base of transistor Q1. Bootstrap capacitor C2 is charged by a current ic2 flowing fromterminal 21 via a relatively small valued resistor R2 and diode D1. The value of current C2 is established in accordance with the S-capacitor voltage V1 established atterminal 21. During normal steady-state deflection circuit operation, voltage V1 is a vertical rate parabola voltage, skewed downwardly by the superimposed sawtooth voltage V5 developed across sampling resistor R12. - At the beginning portion of the vertical trace interval Tt, output transistor Q1 is conducting a positive vertical deflection current iV to charge S-capacitor C1 from the +24V supply via resistor R6 and diode D5. Bootstrap capacitor C2 provides the forward base current for transistor Q1 during the early portions of vertical trace. Near the beginning of vertical trace, deflection amplifier output voltage V2 developed at
terminal 22 is sufficiently greater than S-capacitance voltage V1 to reverse bias diode D1 and prevent the recharging of bootstrap capacitor C2. - The decreasing, positive sawtooth portion of vertical deflection current iV during the first half of vertical trace is produced as a result of the decreasing conduction of top output transistor Q1. In the totem-pole deflection amplifier arrangement, the upwardly ramping sawtooth input voltage V3 is amplified by driver U1 to increase the conduction of bottom output transistor Q2, thereby increasing the amount of current shunted away from the base of transistor Q1 via resistor R4 and diode D4. At some point near the center of vertical trace, transistor Q2 shunts enough base current i1 to cut off conduction in output transistor Q1.
- During the second half of vertical trace, with transistor Q2 conductive, S-capacitor voltage V1 drives vertical deflection current iV in the negative direction via transistor Q2. Amplifier U1 increases the conduction of transistor Q2 as the second half of vertical trace progresses, to generate the negative portion of the downwardly ramping vertical deflection current.
- During the vertical trace interval Tt, output voltage V2 is a downwardly ramping voltage. At some instant after the center of trace, S-capacitor voltage V1 has increased and output voltage V2 has decreased to values which enable diode D1 to become forward biased. At this time, bootstrap capacitor C2 is recharged by current ic2 to the S-capacitor voltage V1. With diode D1 conducting, S-
capacitor terminal 21 sources currents ic2 and i1. - When diode D1 first begins conducting after the center of vertical trace, deflection current iV flows into
terminal 21 from S-capacitor C1, and is large enough to be the main source for current ic2. Near the center of trace and during the second half of trace, S-capacitor C1 becomes the main source for current ic2. - To maintain scan linearity, the AC sawtooth sampling voltage Vs, developed across current sampling resistor R12, is summed via a resistor R11 with the 180° out-of-phase sawtooth input voltage V3 at the noninverting input terminal of amplifier U1.
- To stabilize the DC operating point of
output terminal 22 at a predetermined average value, S-capacitor voltage V1, developed atterminal 21, is DC coupled to the noninverting input terminal of driver U1 via a resistor R10. A negative feedback loop is formed fromoutput terminal 22, that includes deflection winding Lv,terminal 21, driver amplifier U1 and bottom output transistor Q2. Should, for example, S-capacitor voltage V1 tend to decrease, this decrease in voltage is applied to driver U1 to decrease conduction of transistor Q2. Conduction in transistor Q1 is increased to recharge capacitor C1 to its stabilized average value. - To initiate the vertical retrace interval Tr, sawtooth input voltage V3 abruptly decreases, producing the cutoff of bottom output transistor Q2 at the end of trace. A resonant retrace interval is initiated that charges a retrace capacitor C3 coupled across diode D5. When transistor Q2 becomes cut off, output voltage V2 begins to increase due to the inductive kick provided by deflection winding Lv. Voltage V2 forward biases a retrace diode D2 coupled between the base and emitter electrodes of transistor Q1, and forward biases the base-collector path of transistor Q1. Deflection current iV flows via retrace diode D2 and reverse base-collector conduction into retrace capacitor C3 and the +24 volt supply. Deflection current iV begins to rapidly ramp up during retrace.
- During retrace, when deflection current iV is negative, bootstrap capacitor C₂ is discharged by deflection current iV via reverse collector conduction of transistor Q1. When deflection current iV ramps up during retrace through its zero current value, the inductive action of deflection winding LV decreases output voltage V2 at the emitter of transistor Q1 by an amount that enables diode D2 to become reverse biased. Bootstrap capacitor C2 begins to discharge into the base of top output transistor Q1, maintaining the transistor in saturated conduction throughout the remainder of the retrace interval.
- At the end of vertical retrace, the positive retrace deflection current iV has increased to a value that enables sawtooth sampling voltage Vs to reestablish drive to bottom output transistor Q2, thereby initiating the subsequent vertical trace interval. With bottom device Q2 conducting, a shunt path is established for current i1 that bypasses the base of transistor Q1, bringing the transistor out of saturation into the linear mode of operation.
- At the end of vertical retrace, some voltage remains in retrace capacitor C3. Capacitor C3 becomes discharged very early within trace by conduction of transistor Q1, after which time diode D5 becomes forward biased.
- One terminal of a resistor R7 is coupled to a +131V DC voltage supply of value greater than the +24V supply. The other terminal of resistor R7 is coupled to the junction of the collector of transistor Q1 and retrace capacitor C3. A resistor R5 is coupled across retrace capacitor C3. During the second half of vertical trace, when transistor Q1 is cut off, capacitor C3 is precharged to a voltage level that is established by voltage dividing resistors R7 and R5, coupled between the +131V voltage source and the +24V voltage source, in accordance with the RC time constant associated with the resistors and capacitor C3. The precharged voltage on retrace capacitor C3 at the end of trace provides a more rapid retrace of vertical deflection current iV, thereby shortening the duration of retrace interval Tr.
- S-capacitor voltage V1 is applied to base
current generating circuit 40 independently of the DC stabilizing negative feedback loop, to enable the generation of current i1 when the S-capacitor voltage V1 exceeds a predetermined magnitude. - Base
current generating circuit 40 is dependent on S-capacitance voltage V1 as a DC voltage supply source. Should the magnitude of S-capacitance voltage V1 decrease below the predetermined magnitude, base current generatingcircuit 40 will be unable to generate adequate current i1 to maintain top output transistor Q1 in conduction. The main charging path for S-capacitor C1 is via top output transistor Q1. When base current generatingcircuit 40 is unable to supply base current to maintain transistor Q1 conductive, this main charging path will be disabled. - Under certain fault operating situations, it may be desirable for the fault to trigger the disabling of base current generating
circuit 40 and of the main charging path to capacitor C1. Such a situation may arise, for example, if S-capacitor C1 becomes short-circuited. When S-capacitor C1 becomes short-circuited, voltage V1 will tend to decrease to zero. The DC negative feedback loop via resistor R10 tries to maintain voltage V1 at its stabilized value by turning bottom output transistor Q2 off, in an attempt to maintain transistor Q1 conducting heavily. If base current generatingcircuit 40 were not disabled in such a situation, large current would flow in the main charging path to the now short-circuited S-capacitor via deflection winding Lv, transistor Q1, diode D5 and resistor R6. Excessive dissipation and possible component failure would result. Furthermore, the large unidirectional current flowing in deflection winding LV would deflect the electron beams of the picture tube by a large angle, permitting the electron beams to strike and possibly damage the neck of the picture tube. - When the S-capacitor voltage decreases below a predetermined magnitude, such as may occur when the S-capacitor becomes short-circuited, voltage V1 becomes too low to provide forward bias to diode D1. Bootstrap capacitor C2 becomes disconnected from its source of charging current, disabling the generation of current i1 into the base of top output transistor Q1. Without base current, transistor Q1 becomes nonconductive, disabling the main charging path into the short-circuit of capacitor C1, thereby avoiding undesirable short-circuit fault operation of vertical deflection circuit 20.
- An auxiliary or second charging path for capacitor C1 is provided directly to a DC voltage supply, bypassing the main charging path of top output transistor Q1 and the vertical deflection winding LV. A relatively large valued resistor R1 is coupled from a +30V supply to S-
capacitor terminal 21. An auxiliary charging current i₀ flows from the +30V supply via-resistor R1 to S-capacitor terminal 21. - When the television receiver is first turned on, S-capacitor C1 is initially in a discharged state. When the power supply for the television receiver generates the DC supply voltages such as the +24V, +30V and +131V voltages, S-capacitor C1 begins to charge with current i₀ from the +30V supply via resistor R1. Due to the relatively large value of S-capacitor C1, voltage V1 remains below the predetermined magnitude required during start-up for enabling base current generating
circuit 40. During this substantial start-up delay interval, transistor Q1 remains essentially cutoff, disabling the main charging path for capacitor C1 via deflection winding LV. - When the television receiver is first turned on, the discharged S-capacitor C1 slowly begins to charge with current i₀ from the +30V supply. Voltage V1 begins to increase as C1 charges. As long as voltage V1 is below its normal steady-state value, the DC negative feedback loop maintains transistor Q2 cutoff. No significant current path to ground exists by which bootstrap capacitor C2 may charge.
- When S-capacitor C1 has charged sufficiently to permit voltage V1 to increase to approximately or slightly greater than its normal, steady-state value, the DC negative feedback loop turns on transistor Q2, enabling bootstrap capacitor C2 to charge to a value which is capable of forward biasing transistor Q1. Soon afterwards, normal steady-state deflection circuit operation commences.
- During steady-state operation, the value of auxiliary charging current i₀ is determined by the difference in voltage between the +30V supply and the steady-state value of S-capacitor voltage V1. The DC component of current i₀ flows into
terminal 21 from the +30V supply. By proper selection of component values, such as the value of resistor R3, the DC component of the current flowing in the current path (R2, D1, R3) equals the DC component of current i₀. In this situation, no net DC current flows in deflection winding LV from resistor R1. If the DC component of current i1 differs from the DC component of current i₀, the difference current will flow as a DC component in vertical deflection current iV . This difference current is of relatively small value and may be eliminated, if so desired, by proper adjustment of a DC centering control circuit for deflection winding LV, not illustrated in FIGURE 1. - For the values given in the circuit of FIGURE 1, the start-up delay time for the generation of vertical deflection current is approximately one to two seconds. The start-up delay advantageously permits completion of picture tube degaussing before the generation of vertical deflection current, thereby avoiding any undesirable interaction between the vertical deflection magnetic field and the degaussing process.
- FIGURE 3 illustrates a portion of a
video display apparatus 60, embodying an aspect of the invention, that includes a picturetube degaussing circuit 10 and vertical deflection circuit 20 of FIGURE 1, wherein start-up of the vertical deflection circuit is delayed until after completion of degaussing. Vertical deflection circuit 20 of FIGURE 1 is shown in FIGURE 3 in partial detail only. - In FIGURE 1, an AC mains supply, developing a voltage VAC, energizes a
DC power supply 16 when an on-off switch 15 is conductive, or switched to the on-position.DC power supply 16 develops various DC supply voltages for the circuitry of video display-apparatus 60 including a +DC1, a +DC2, a +DC3 and a +DC4 voltage. Voltage +DC4, for example, energizes a horizontal deflection circuit 17 to generate horizontal deflection current in a horizontal deflection winding LH. -
Degaussing circuit 10 includes a degaussing coil DG located adjacent apicture tube 50 ofvideo display apparatus 60. Degaussing coil DC is coupled in series with a positivetemperature coefficient thermistor 13, AC mains supply 14 and the mechanical switch portion of an electro-mechanical degaussing relay 11. The mechanical switch portion of relay 11 is normally non-conductive when the relay coil is deengerized. - To initiate a degaussing interval, when degaussing action takes place, on-off switch 15 is made conductive to permit
DC power supply 16 to develop the DC supply voltages, including the +DC1 supply voltage. The +DC1 supply voltage is coupled via a charging capacitor 12 to the, coil of relay 11. Current flows in the relay coil from the +DC1 supply, energizing the relay coil and closing the mechanical switch portion of degaussing relay 11. With the mechanical switch portion of relay 11 conductive, AC degaussing current flows from AC mains supply 14 in degaussing coil DG andthermistor 13 at the frequency of AC mains voltage VAC. Asthermistor 13 self-heats by the degaussing current, its resistance increases producing a decaying alternating degaussing current that reaches a very low residual amplitude, bringing the degaussing interval to a conclusion. The decaying alternating degaussing current produces a decaying alternating degaussing magnetic field that degausses the shadow mask, magnetic shield and other magnetizable material associated withpicture tube 50, but not illustrated in FIGURE 3. After conclusion of the degaussing interval, series capacitor 12 charges to the +DC1 supply level, preventing current from flowing in the coil of relay 11. The mechanical switch portion of relay 11 returns to its normally non-conductive position to eliminate the flow of even a residual current in degaussing coil DG after conclusion of the degaussing interval. - The DC supply voltages developed by
power supply 16 are rapidly developed from a zero voltage level after on-off switch 15 is made conductive. In particular, the DC supply voltages developed for vertical deflection circuit 20 attain levels adequate to energize the vertical deflection circuit prior to the conclusion of the degaussing interval. - Advantageously, however, capacitor C1, whose voltage V1 controls operation of vertical deflection circuit 20, disables base
current generator 40 to prevent the generation of vertical deflection current in vertical deflection winding LV immediately after on-off switch 15 is closed. Capacitor C1 is slowly charged from the +DC3 supply via resistor R1 to delay the enablement of base current generatingcircuit 40 and thus to delay the generation of vertical deflection current until after conclusion of the degaussing interval. This delay avoids any undesirable interaction between the vertical deflection magnetic field and the degaussing process. - FIGURE 2 illustrates a
vertical deflection circuit 120, embodying the invention, similar to the vertical deflection circuit of FIGURE 1, but modified to reduce any net DC current that may flow through deflection winding LV from auxiliary charging current i₀. Items in FIGURES 1 and 2 similarly identified represent similar elements or quantities. - In FIGURE 2, a controllable impedance, a transistor Q3, is interposed between base current generating
circuit 40 and the +30V supply, with the collector of the transistor coupled to the +30V supply and the emitter coupled to resistor R2. The base of transistor Q3 is coupled to S-capacitorsecond terminal 21 at the junction of charging resistor R1 and S-capacitor C1. The S-capacitor voltage V1 controls the conductivity of transistor Q3 and the amount of current flowing in the collector circuit of transistor Q3 to base current generatingcircuit 40. - Should capacitor C1 become short-circuited and voltage V1 decrease to near zero, transistor Q3 becomes cut off, disconnecting the +30V supply from base current generating
circuit 40, and disabling the generation of current i1 into the base of top output transistor Q1. Similarly during start-up, because capacitor C1 is initially discharged, transistor Q3 is cut off to disable top output transistor Q1. The auxiliary charging current i0 charges capacitor C1 after a start-up delay to the value needed to turn on transistor Q3 for enabling base current generatingcircuit 40. Because of the gain provided by transistor Q3, charging current i₀ may be relatively small, and the net DC current component introduced into deflection winding LV by current i₀ is negligible.
Claims (1)
an on-off switch;
a degaussing circuit responsive to said on-off switch for providing degaussing action during a degaussing interval initiated when said on-off switch is switched to an on-position;
a vertical deflection circuit including a vertical deflection winding and a capacitor in which capacitor there is developed a vertical rate voltage during steady state operation that controls the generation of vertical deflection current in said deflection winding, start-up of the vertical deflection circuit being delayed until after completion of degaussing; characterized by a DC power supply (16) for generating a DC supply voltage (+DC2) that energizes said deflection circuit (20), said DC power supply (16) being responsive to said on-off switch (15) to generate said DC supply voltage (+DC2) after said on-off switch (15) is switched to the on-position, said DC supply voltage (+DC2) attaining a level adequate to energize said vertical deflection circuit (20) prior to conclusion of said degaussing interval; and
means (+DC3,R1) for charging said capacitor (C1) from said DC power supply (16), after said on-off switch (15) is switched to the on-position, at a sufficiently slow rate to delay the generation of said vertical deflection current past the conclusion of said degaussing interval.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US852358 | 1986-04-15 | ||
US06/852,358 US4700114A (en) | 1986-04-15 | 1986-04-15 | Vertical deflection circuit |
EP87303081A EP0242124B1 (en) | 1986-04-15 | 1987-04-09 | Vertical deflection circuit |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP87303081.1 Division | 1987-04-09 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0424982A2 true EP0424982A2 (en) | 1991-05-02 |
EP0424982A3 EP0424982A3 (en) | 1992-05-13 |
EP0424982B1 EP0424982B1 (en) | 1994-09-07 |
Family
ID=25313110
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP90122496A Expired - Lifetime EP0424982B1 (en) | 1986-04-15 | 1987-04-09 | Vertical deflection circuit |
EP87303081A Expired - Lifetime EP0242124B1 (en) | 1986-04-15 | 1987-04-09 | Vertical deflection circuit |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP87303081A Expired - Lifetime EP0242124B1 (en) | 1986-04-15 | 1987-04-09 | Vertical deflection circuit |
Country Status (14)
Country | Link |
---|---|
US (1) | US4700114A (en) |
EP (2) | EP0424982B1 (en) |
JP (2) | JP2872668B2 (en) |
KR (1) | KR950005595B1 (en) |
AT (2) | ATE67054T1 (en) |
AU (2) | AU597959B2 (en) |
CA (1) | CA1279724C (en) |
DD (1) | DD256220A5 (en) |
DE (2) | DE3750512T2 (en) |
ES (2) | ES2059961T3 (en) |
FI (1) | FI83011C (en) |
HK (2) | HK173396A (en) |
PT (1) | PT84644B (en) |
SG (1) | SG122694G (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0533140A1 (en) * | 1991-09-20 | 1993-03-24 | Sony Corporation | Degaussing circuit with delayed generation of a vertical deflection |
DE4138493A1 (en) * | 1991-11-23 | 1993-05-27 | Thomson Brandt Gmbh | Degaussing circuit for CRT in TV receiver - has demagnetising coil connected between mains and rectifier via switch opened upon switch=on and closed before current use |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL8701109A (en) * | 1987-05-11 | 1988-12-01 | Philips Nv | IMAGE DISPLAY DEVICE WITH SPRAY COMPENSATION COMPONENTS. |
US5276782A (en) * | 1989-06-29 | 1994-01-04 | Hughes Aircraft Company | Display corrector |
US5089755A (en) * | 1991-02-19 | 1992-02-18 | Thomson Consumer Electronics, Inc. | Vertical deflection circuit |
US5502419A (en) * | 1992-06-05 | 1996-03-26 | Canon Kabushiki Kaisha | Pulse width modulation signal generation and triangular wave signal generator for the same |
US5526221A (en) * | 1992-10-16 | 1996-06-11 | Goldstar Electron Co., Ltd. | Degaussing circuit |
US5541805A (en) * | 1993-01-15 | 1996-07-30 | Philips Electronics North America Corporation | Time delay control switch for vertical deflection in television receiver |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3333143A (en) * | 1966-01-17 | 1967-07-25 | Admiral Corp | Instant-on automatic degaussing circuit for color television receivers |
US4295078A (en) * | 1980-05-12 | 1981-10-13 | Rca Corporation | Color television receiver degaussing circuit |
EP0219287A1 (en) * | 1985-10-11 | 1987-04-22 | Rca Licensing Corporation | Cathode ray tube degaussing circuitry |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1342888A (en) * | 1970-04-22 | 1974-01-03 | Rca Corp | Electron beam deflection circuits |
US3727096A (en) * | 1971-02-03 | 1973-04-10 | Motorola Inc | Deflection driver control circuit for a television receiver |
GB1393249A (en) * | 1971-07-05 | 1975-05-07 | Rca Corp | Vertical deflection current stabilization in colour television receivers |
DE2319824A1 (en) * | 1972-04-26 | 1973-11-08 | Rca Corp | CONTACT AMPLIFIER CIRCUIT |
DE2332092C3 (en) * | 1973-06-23 | 1985-01-24 | Philips Patentverwaltung Gmbh, 2000 Hamburg | Push-pull amplifier circuit arrangement |
US4052645A (en) * | 1975-06-20 | 1977-10-04 | Matsushita Electric Industrial Co., Ltd. | Vertical deflection circuit |
US4147963A (en) * | 1976-08-20 | 1979-04-03 | Matsushita Electric Industrial Co., Ltd. | Vertical deflection system for a television receiver |
US4096416A (en) * | 1976-11-19 | 1978-06-20 | Rca Corporation | Vertical deflection circuit with retrace switch protection |
US4238713A (en) * | 1979-06-22 | 1980-12-09 | Rca Corporation | Vertical deflection circuit |
US4289994A (en) * | 1979-09-20 | 1981-09-15 | Zenith Radio Corporation | Vertical drive circuit for video display |
JPS6040174Y2 (en) * | 1981-06-23 | 1985-12-03 | 株式会社日立ホームテック | electric cooker |
JPS5821262U (en) * | 1981-07-31 | 1983-02-09 | 三原 六郎 | fishing line winding frame |
US4441052A (en) * | 1982-11-26 | 1984-04-03 | Rca Corporation | Degaussing circuit for television receiver having switched mode power supply |
AU574060B2 (en) * | 1983-02-02 | 1988-06-30 | N.V. Philips Gloeilampenfabrieken | Field deflection circuit with multiplier |
US4535270A (en) * | 1983-11-17 | 1985-08-13 | Rca Corporation | Resonant degaussing without residual magnetism |
-
1986
- 1986-04-15 US US06/852,358 patent/US4700114A/en not_active Expired - Lifetime
-
1987
- 1987-04-08 CA CA000534229A patent/CA1279724C/en not_active Expired - Lifetime
- 1987-04-08 PT PT84644A patent/PT84644B/en unknown
- 1987-04-08 FI FI871534A patent/FI83011C/en not_active IP Right Cessation
- 1987-04-09 EP EP90122496A patent/EP0424982B1/en not_active Expired - Lifetime
- 1987-04-09 AT AT87303081T patent/ATE67054T1/en not_active IP Right Cessation
- 1987-04-09 AT AT90122496T patent/ATE111285T1/en active
- 1987-04-09 DE DE3750512T patent/DE3750512T2/en not_active Expired - Lifetime
- 1987-04-09 ES ES90122496T patent/ES2059961T3/en not_active Expired - Lifetime
- 1987-04-09 DE DE8787303081T patent/DE3772609D1/en not_active Expired - Lifetime
- 1987-04-09 AU AU71357/87A patent/AU597959B2/en not_active Ceased
- 1987-04-09 EP EP87303081A patent/EP0242124B1/en not_active Expired - Lifetime
- 1987-04-09 ES ES87303081T patent/ES2024506B3/en not_active Expired - Lifetime
- 1987-04-14 KR KR1019870003543A patent/KR950005595B1/en not_active IP Right Cessation
- 1987-04-15 DD DD87301855A patent/DD256220A5/en not_active IP Right Cessation
- 1987-04-15 JP JP62094243A patent/JP2872668B2/en not_active Expired - Lifetime
-
1990
- 1990-03-20 AU AU52055/90A patent/AU627003B2/en not_active Ceased
-
1994
- 1994-08-24 SG SG122694A patent/SG122694G/en unknown
-
1996
- 1996-09-12 HK HK173396A patent/HK173396A/en not_active IP Right Cessation
- 1996-09-19 JP JP8247843A patent/JP2937888B2/en not_active Expired - Lifetime
-
1998
- 1998-04-14 HK HK98103030A patent/HK1004045A1/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3333143A (en) * | 1966-01-17 | 1967-07-25 | Admiral Corp | Instant-on automatic degaussing circuit for color television receivers |
US4295078A (en) * | 1980-05-12 | 1981-10-13 | Rca Corporation | Color television receiver degaussing circuit |
EP0219287A1 (en) * | 1985-10-11 | 1987-04-22 | Rca Licensing Corporation | Cathode ray tube degaussing circuitry |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0533140A1 (en) * | 1991-09-20 | 1993-03-24 | Sony Corporation | Degaussing circuit with delayed generation of a vertical deflection |
KR100272814B1 (en) * | 1991-09-20 | 2000-11-15 | 이데이 노부유끼 | Degaussing circuit with delayed generation of a vertical deflection |
DE4138493A1 (en) * | 1991-11-23 | 1993-05-27 | Thomson Brandt Gmbh | Degaussing circuit for CRT in TV receiver - has demagnetising coil connected between mains and rectifier via switch opened upon switch=on and closed before current use |
Also Published As
Publication number | Publication date |
---|---|
PT84644A (en) | 1987-05-01 |
ES2024506B3 (en) | 1992-03-01 |
FI871534A (en) | 1987-10-16 |
JPS62250771A (en) | 1987-10-31 |
PT84644B (en) | 1989-11-30 |
CA1279724C (en) | 1991-01-29 |
FI871534A0 (en) | 1987-04-08 |
JP2937888B2 (en) | 1999-08-23 |
DE3750512T2 (en) | 1995-04-13 |
EP0242124B1 (en) | 1991-09-04 |
ES2059961T3 (en) | 1994-11-16 |
HK1004045A1 (en) | 1998-11-13 |
US4700114A (en) | 1987-10-13 |
AU627003B2 (en) | 1992-08-13 |
DD256220A5 (en) | 1988-04-27 |
AU597959B2 (en) | 1990-06-14 |
FI83011B (en) | 1991-01-31 |
HK173396A (en) | 1996-09-20 |
KR950005595B1 (en) | 1995-05-27 |
SG122694G (en) | 1995-01-13 |
EP0424982A3 (en) | 1992-05-13 |
AU7135787A (en) | 1987-10-22 |
ATE67054T1 (en) | 1991-09-15 |
JPH09130821A (en) | 1997-05-16 |
ATE111285T1 (en) | 1994-09-15 |
AU5205590A (en) | 1990-07-19 |
DE3750512D1 (en) | 1994-10-13 |
DE3772609D1 (en) | 1991-10-10 |
JP2872668B2 (en) | 1999-03-17 |
FI83011C (en) | 1991-05-10 |
EP0424982B1 (en) | 1994-09-07 |
KR870010727A (en) | 1987-11-30 |
EP0242124A1 (en) | 1987-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0227870B2 (en) | ||
EP0424982B1 (en) | Vertical deflection circuit | |
US3784857A (en) | Television deflection circuit with low power requirement | |
US5017844A (en) | Disabling arrangement for a circuit operating at a deflection rate | |
JPS6133495B2 (en) | ||
KR0137276B1 (en) | Television apparatus with switching power supply | |
JPH06105180A (en) | Television deflection device | |
US4385264A (en) | Start-up circuit for a power supply | |
CA1290446C (en) | Vertical deflection circuit | |
JP2721925B2 (en) | Switch mode power supply | |
US6091212A (en) | Circuit for adjusting a horizontal center of a raster for a monitor | |
KR0137274B1 (en) | Vertical deflection circuit with service mode operation | |
US4656573A (en) | Power supply having on-off control | |
EP0454001B1 (en) | Switched mode vertical deflection system | |
US3801856A (en) | Instant-on circuit for a television receiver | |
EP0370660B1 (en) | Power supply protection circuit | |
KR950009652B1 (en) | Deflection circuit | |
US4296360A (en) | Switched-mode frame-scan control circuit for a videofrequency receiver | |
US4293803A (en) | Vertical deflection circuit | |
US5087863A (en) | Feedback arrangement in a deflection circuit | |
KR800000700B1 (en) | Deflection system with overscan protection | |
GB1589832A (en) | Tv receivers power supply | |
JP2001523415A (en) | Charge control raster correction circuit | |
JPH10304390A (en) | Circuit to control power supply for degaussing coil in cathode ray tube | |
Freedman | A transistor vertical deflection circuit employing transformer coupling |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19901210 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 242124 Country of ref document: EP |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT DE ES FR GB IT SE |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT DE ES FR GB IT SE |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: RCA THOMSON LICENSING CORPORATION |
|
17Q | First examination report despatched |
Effective date: 19940131 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 242124 Country of ref document: EP |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT DE ES FR GB IT SE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Effective date: 19940907 |
|
REF | Corresponds to: |
Ref document number: 111285 Country of ref document: AT Date of ref document: 19940915 Kind code of ref document: T |
|
REF | Corresponds to: |
Ref document number: 3750512 Country of ref document: DE Date of ref document: 19941013 |
|
ET | Fr: translation filed | ||
ITF | It: translation for a ep patent filed |
Owner name: ING. C. GREGORJ S.P.A. |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2059961 Country of ref document: ES Kind code of ref document: T3 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Effective date: 19941207 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20060303 Year of fee payment: 20 Ref country code: GB Payment date: 20060303 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20060405 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20060421 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20060430 Year of fee payment: 20 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20070410 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20070410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20070408 |