EP0151087A2 - Device for two-way interchange of information - Google Patents

Device for two-way interchange of information Download PDF

Info

Publication number
EP0151087A2
EP0151087A2 EP85730009A EP85730009A EP0151087A2 EP 0151087 A2 EP0151087 A2 EP 0151087A2 EP 85730009 A EP85730009 A EP 85730009A EP 85730009 A EP85730009 A EP 85730009A EP 0151087 A2 EP0151087 A2 EP 0151087A2
Authority
EP
European Patent Office
Prior art keywords
signal
input
comparator
voltage
lock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP85730009A
Other languages
German (de)
French (fr)
Other versions
EP0151087B1 (en
EP0151087A3 (en
Inventor
Hans-Dietrich Kreft
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Angewandte Digital Elektronik GmbH
Original Assignee
Angewandte Digital Elektronik GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Angewandte Digital Elektronik GmbH filed Critical Angewandte Digital Elektronik GmbH
Priority to AT85730009T priority Critical patent/ATE65577T1/en
Publication of EP0151087A2 publication Critical patent/EP0151087A2/en
Publication of EP0151087A3 publication Critical patent/EP0151087A3/en
Application granted granted Critical
Publication of EP0151087B1 publication Critical patent/EP0151087B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07C—TIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
    • G07C9/00—Individual registration on entry or exit
    • G07C9/00174—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys
    • G07C9/00309—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys operated with bidirectional data transmission between data carrier and locks
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07C—TIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
    • G07C9/00—Individual registration on entry or exit
    • G07C9/00174—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys
    • G07C2009/00753—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys operated by active electrical keys
    • G07C2009/00769—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys operated by active electrical keys with data transmission performed by wireless means
    • G07C2009/00777—Electronically operated locks; Circuits therefor; Nonmechanical keys therefor, e.g. passive or active electrical keys or other data carriers without mechanical keys operated by active electrical keys with data transmission performed by wireless means by induction

Definitions

  • the invention relates to a device for the mutual transmission of information between an electric lock and a key in connection with an electronic locking device according to the preamble of claim 1.
  • the object of the invention is to design the device of the type mentioned at the beginning with inexpensive and easily testable components in such a way that it is ensured that an output signal occurs only during the damping of the lock-side coil by the key-side coil and temperature influences and other disturbances on the decoding have no influence.
  • the basic features of the invention are that the signal having short-circuit or damping waves removed from the lock part is passed on to two guide branches, each of which is connected to one of the differential inputs of a first comparator, one branch of which is connected to the input of the comparator the signal tapped by a fixed voltage divider is brought in, while a rectified signal is applied from the other branch to the + input of the comparator, which sets a threshold compared to the signal at the - input, so that only at the output of the first operational amplifier a positive signal appears when the level of the rectified signal of the + input is above the signal level of the - input and that the signal taken from the lock part is fed to a second comparator and that both its output signal and the output signal of the first comparator are connected to two flip-flop devices , which are combined in such a way that an output signal is only supplied if the lock coil has been damped over several 11-wave waves.
  • a feature of the invention is that a voltage divider (R 2 / R 3) is provided in a guide branch for the signal (A) taken from the lock part, from whose tap the reduced signal (C) is fed to the input of the first comparator.
  • a diode (D 3) for transmitting the positive half-waves and a capacitor (C 3) for smoothing the half-waves and a potentiometer (P 4 ) are provided for tapping the level of the DC voltage and that this DC voltage (P) is fed as a threshold with respect to the partial signal (C) of the first guide branch to the + input of the first comparator.
  • Yet another feature of the invention is that the signal (A) or partial signal taken from the lock part (part 1) is connected to ground by a second comparator (K 2) and that the output signal of the first comparator (K 1) and that of the second comparator (K 2) of a flip-flop device (D-FF 1) is connected, at the clear input of which the output signal of the first comparator (K 1) is present and at whose D input there is a positive supply voltage.
  • K 2 the signal (A) or partial signal taken from the lock part (part 1) is connected to ground by a second comparator (K 2) and that the output signal of the first comparator (K 1) and that of the second comparator (K 2) of a flip-flop device (D-FF 1) is connected, at the clear input of which the output signal of the first comparator (K 1) is present and at whose D input there is a positive supply voltage.
  • the Q output of the aforementioned flip-flop device is connected to the D input of a subsequent further flip-flop (D-FF 2).
  • D-FF 2 the Q output of the second flip-flop Flops generates a signal corresponding to the short circuit signal.
  • the direct voltage supplied to the first comparator is generated by a digital-to-analog converter in conjunction with control electronics, and is applied to the second + input of the first comparator so that the first Comparator clearly provides output signals for the short circuit when the short circuit signals occur at its first input (input).
  • the invention is explained in more detail with reference to the circuits of FIGS. 1 and 2 that represent two exemplary embodiments in conjunction with the signal sequences of FIGS. 3 and 4.
  • part 1 represents the lock part and part 2 the key part.
  • Part 1 has a generator G which generates a periodic high-frequency signal and which signal is conducted via a resistor R 1 and an antenna coil L 1.
  • an antenna coil L 2 is provided which is coupled to the lock coil and which, with the aid of the components DIODEN D 1, D 2 and the capacitors C 1, C 2, represents a Delon rectifier circuit and supplies the electronics E 1 with DC voltage.
  • the electronics E 1 is used to query and count the positive half-waves of the key circuit via point B.
  • the electronics E 1 contains a coding with which it is determined when the switch S 1 is short-circuited. Of the two waveforms, it is now no longer the one of the lock circuit that determines the key circuit. At a certain point in time (after n positive half-waves of the signal) there is a short circuit which can be detected at A late by ⁇ t. With this principle, the signals that occur on the key side can be detected and synchronized with A at A.
  • the signal curve coming from A is split into two branches, both of which lead to a comparator K 1.
  • a voltage divider consisting of R 2, R 3, the signal is passed to the negative input of K 1, while a rectified signal P, which has been generated by the switching elements of the second branch, is brought to the positive input.
  • These consist of a diode D 3 for transmitting the positive half-waves and for blocking the DC voltage, a capacitor C 3 for charge storage and an adjustable potentiometer P 4, where it is used to tap the level of the DC voltage.
  • a threshold is set which determines the switching point of the comparator K 1.
  • the signal at the - input is compared with the result that the comparator K 1 gives a positive signal voltage I if the voltage value of C is less than that of P and the K 1 switches off, if the voltage value of C is greater than that of P, as can be seen in the illustration I in FIG. 3.
  • signal A or partial signal C is applied to the + input of a further comparator K 2, the second input of which is connected to ground.
  • K 2 the second input of which is connected to ground.
  • signal W the rectangular curve of which can be seen in FIG. 3.
  • the signal W is applied to the clock input of the flip-flop D-FF-1.
  • the data input of D-FF-1 is at the positive supply voltage of, for example, 5 V.
  • the output signal I of K 1 is connected to the prearranged clear input CLR of the flip-flop D-FF-1. If the signal I is now positive at the clear input of the D-FF-1, the rising edge of a W pulse switches on the output Q 1 of the D-FF-1, which leads to the signal H.
  • the pre-authorized clear input CLR of the D-FF-1 causes the D-FF-1 to switch off immediately as soon as the I signal goes to 0, whereby it should be pointed out that this happens independently of the W signal.
  • the 01 output of the D-FF-1 is connected to the input of a subsequent flip-flop D-FF-2.
  • This further flip-flop eliminates the unwanted and short-term pulses of the pulse train H with respect to the short-circuit signal, so that the signal V corresponding to the short-circuit results.
  • W Signal is applied to the clock input of D-FF-2.
  • the rising flanks of the W Signal the times at which the H signal is interrogated by D-FF-2 and transmitted to the output Q2 as a V signal.
  • the brief pulses of the H signal do not appear because they lie exactly between the times of the query. In this way it is achieved that the output signal V corresponds to the short-circuit times and that the short-term pulses falling in time in the short-circuit are eliminated.
  • the arrangement described above has the disadvantage of setting the rectified voltage on the potentiometer P 4. Since all components are not technically completely identical, the absolute level of the short-circuit signal and the distance between the short-circuit signal and the rectified signal are not the same in every real arrangement, that is, the potentiometer P 4 must be adjusted manually for each circuit. If later changes are made to the technical parameters of such a circuit, which was adjusted once during manufacture, it must also be readjusted in operational use. It would therefore not be guaranteed that such a circuit clearly indicates the short-circuit signals in use. In order to avoid this disadvantage, a solution according to FIG. 2 is constructed.
  • the analog-digital converter D / A is controlled by the electronics so that an analog output signal P is applied to the + input of the comparator K 1.
  • the A / D Nandler initially places such high values on the + input of the comparator K 1 that the output I is always positive.
  • curve P shows the step-by-step change in the output value of the digital-to-analog converter. These output values of the digital-to-analog converter are gradually reduced until the peak values of the comparator K 1 are also fallen below. This results in pulses at the output of the comparator 1.
  • Fig. 3 curves P and C.
  • Another advantage of this circuit is that there is no division of the signal into two Paths results, over which the same signal is distributed across the two inputs of K 1.
  • the signal taken from part 2 is passed only once via the voltage divider R 2, R 3 to the input of the comparator.
  • the output of this comparator K 1 is fed directly into the electronics E2, which then determines the level of the signal at the + input of the comparator via the D / A converter. So if the ratio of the voltage converter R2, R3 is changed, this circuit automatically follows the change.
  • circuit according to the invention it is possible to transmit information from the lock to the key even by short-circuiting the lock coil, the same signal recognition being built up on the key side as on the lock side.
  • the advantage of the circuit according to the invention lies on the one hand in the use of the simplest commercially available components and on the other hand in the independence of signal changes at A, since these affect both branches of the input of the comparator K 1 and thus an increase in the AC voltage input also an increase of the DC voltage input results.
  • the comparator creates the difference between the two signals and thus eliminates temperature influences and other disturbances.

Abstract

An apparatus for mutual information transmission between an electronic lock and a key uses antenna coils at both the key and lock. A periodic signal is emitted from the lock and is received by the key upon activation of a key electronics and emission of a coded information signal. This returned signal received from the lock coil is briefly short-circuited or damped at the key side in order to produce a synchronization switch synchronizing the points in time of the signal appearance. Electronic converters are provided which, given the pre-condition that the short-circuit signal extends over a plurality of signal pulses, generate a digital signal corresponding to the short-circuit times.

Description

Die Erfindung betrifft eine Vorrichtung zur gegenseitigen Informationsübertragung zwischen elektrischem Schloß und Schlüssel in Verbindung mit einer elektronischen Schließeinrichtung gemäß dem Oberbegriff des Patentanspruchs 1.The invention relates to a device for the mutual transmission of information between an electric lock and a key in connection with an electronic locking device according to the preamble of claim 1.

Aus der DE-OS 26 34 303 ist eine elektronische Schließeinrichtung dieser Art bekannt, wobei über die im Schloß bzw. Schlüssel jeweils vorhandene Spule ein Energieaustausch und wechselseitiger Informationsaustausch berührungslos möglich ist. Übertragen werden codierte Signale und ein "Freigabesignal" der Signalauswerteeinheit erfolgt dann, wenn die codierten Signale mit einer in der Signalauswerteeinheit gespeicherten Impulsfolge übereinstimmen.From DE-OS 26 34 303 an electronic locking device of this type is known, wherein energy exchange and mutual information exchange is possible without contact via the coil present in the lock or key. Coded signals are transmitted and an "enable signal" from the signal evaluation unit takes place when the coded signals match a pulse sequence stored in the signal evaluation unit.

Aufgabe der Erfindung ist es, die Vorrichtung der eingangs genannten Art mit preiswerten und einfach testbaren Bauelementen so auszubilden, daß sichergestellt ist, daß nur während der Zeit der Bedämpfung der schloßseitigen Spule durch die schlüsselseitige Spule ein Ausgangssignal auftritt und Temperatureinflüsse sowie sonstige Störungen auf die Decodierung keinen Einfluß haben.The object of the invention is to design the device of the type mentioned at the beginning with inexpensive and easily testable components in such a way that it is ensured that an output signal occurs only during the damping of the lock-side coil by the key-side coil and temperature influences and other disturbances on the decoding have no influence.

Die Erfindung besteht in ihren Grundzügen darin, daß das vom Schloßteil abgenommene Kurzschluß- bzw. Dämpfungswellen aufweisende Signal auf zwei Führungszweigen weitergeleitet wird, die an je einen der Differenz-Eingänge eines ersten Komparators angeschlossen sind, wobei von dem einen Zweig an den Eingang des Komparators das durch einen fest eingestellten Spannungsteiler abgegriffene Signal herangeführt ist, während vom anderen Zweig an den + Eingang des Komparators ein gleichgerichtetes Signal angelegt ist, das eine Schwelle gegenüber dem am - Eingang liegenden Signal setzt, wodurch am Ausgang des ersten Operationsverstärkers nur dann ein positives Signal erscheint, wenn die llöhe des gleichgerichteten Signals des + Eingangs über der Signalhöhe des - Eingangs liegt und daß das vom Schloßteil abgenommene Signal einem zweiten Komparator zugeleitet ist und daß sowohl dessen Ausgangssignal als auch das Ausgangssignal des ersten Komparators zwei Flip-Flop-Einrichtungen aufgeschaltet sind, die in der Art kombiniert sind, daß ein Ausgangssignal nur dann geliefert wird, wenn eine nedämpfung der Schloßspule über mehrere llalbwellen vorgelegen hat.The basic features of the invention are that the signal having short-circuit or damping waves removed from the lock part is passed on to two guide branches, each of which is connected to one of the differential inputs of a first comparator, one branch of which is connected to the input of the comparator the signal tapped by a fixed voltage divider is brought in, while a rectified signal is applied from the other branch to the + input of the comparator, which sets a threshold compared to the signal at the - input, so that only at the output of the first operational amplifier a positive signal appears when the level of the rectified signal of the + input is above the signal level of the - input and that the signal taken from the lock part is fed to a second comparator and that both its output signal and the output signal of the first comparator are connected to two flip-flop devices , which are combined in such a way that an output signal is only supplied if the lock coil has been damped over several 11-wave waves.

Ein Merkmal der Erfindung besteht darin, daß in einem Führungszweig für das vom Schloßteil abgenommene Signal (A) ein Spannungsteiler (R 2/R 3) vorgesehen ist, von dessen Abgriff das untersetzte Signal (C) dem - Eingang des ersten Komparators zugeleitet wird.A feature of the invention is that a voltage divider (R 2 / R 3) is provided in a guide branch for the signal (A) taken from the lock part, from whose tap the reduced signal (C) is fed to the input of the first comparator.

Ein weiteres Merkmal wird darin gesehen, daß in dem zweiten Führungszweig zwecks Gleichrichtung des vom Schloßteil abgenommenen Signalteils (H) eine Diode (D 3) zum Obertragen der positiven Halbwellen und ein Kondensator (C 3) zur Glättung der Halbwellen und ein Potentiometer (P 4) zum Abgriff der Höhe der Gleichspannung vorgesehen sind und daß diese Gleichspannung (P) als Schwelle gegenüber dem Teilsignal (C) des ersten Führungszweiges dem + Eingang des ersten Komparators zugeleitet ist.Another feature is seen in the fact that in the second guide branch for the purpose of rectifying the signal part (H) taken from the lock part, a diode (D 3) for transmitting the positive half-waves and a capacitor (C 3) for smoothing the half-waves and a potentiometer (P 4 ) are provided for tapping the level of the DC voltage and that this DC voltage (P) is fed as a threshold with respect to the partial signal (C) of the first guide branch to the + input of the first comparator.

Ein noch weiteres Merkmal der Erfindung besteht darin, daß das vom Schloßteil (Teil 1) abgenommene Signal (A) bzw. Teilsignal einem zweiten Komparator (K 2) gegen Masse angeschaltet ist und_daß das Ausgangssignal des ersten Komparators (K 1) wie auch dasjenige des zweiten Komparators (K 2) einer Flip-Flop-Einrichtung (D-FF 1) aufgeschaltet ist, an deren Clear-Eingang das Ausgangssignal des ersten Komparators (K 1) liegt und an dessen D-Eingang eine positive Versorgungsspannung liegt.Yet another feature of the invention is that the signal (A) or partial signal taken from the lock part (part 1) is connected to ground by a second comparator (K 2) and that the output signal of the first comparator (K 1) and that of the second comparator (K 2) of a flip-flop device (D-FF 1) is connected, at the clear input of which the output signal of the first comparator (K 1) is present and at whose D input there is a positive supply voltage.

Schließlich gehört es zur Erfindung, daß der Q-Ausgang der vorerwähnten Flip-Flop-Einrichtung auf den D-Eingang eines nachfolgenden weiteren Flip-Flop (D-FF 2) geschaltet ist, mittels dieser Schaltungsanordnung wird am Q-Ausgang des zweiten Flip-Flops ein dem Kurzschlußsignal entsprechendes Signal erzeugt.Finally, it is part of the invention that the Q output of the aforementioned flip-flop device is connected to the D input of a subsequent further flip-flop (D-FF 2). By means of this circuit arrangement, the Q output of the second flip-flop Flops generates a signal corresponding to the short circuit signal.

Ein weiteres Merkmal der Erfindung besteht darin, daß die dem ersten Komparator zugeführte Gleichspannung durch einen Digital-Analog-Wandler in Verbindung mit einer Ansteuerelektronik genau in der Höhe erzeugt wird, und an den zweiten + Eingang des ersten Komparators gelegt wird, so daß dieser erste Komparator eindeutig Ausgangssignale für den Kurzschluß liefert, wenn die Kurzschlußsignale an seinem ersten Eingang (- Eingang) auftreten. Die Erfindung wird anhand der zwei Ausführungsbeispiele darstellenden Schaltungen der Fig. 1 und Fig. 2 in Verbindung mit den Signalfolgen der Fig. 3 und Fig. 4 näher erläutert.Another feature of the invention is that the direct voltage supplied to the first comparator is generated by a digital-to-analog converter in conjunction with control electronics, and is applied to the second + input of the first comparator so that the first Comparator clearly provides output signals for the short circuit when the short circuit signals occur at its first input (input). The invention is explained in more detail with reference to the circuits of FIGS. 1 and 2 that represent two exemplary embodiments in conjunction with the signal sequences of FIGS. 3 and 4.

In Fig. 1 stellt Teil 1 den Schloßteil und Teil 2 den Schlüsselteil dar. Teil 1 weist einen ein periodisches Hochfrequenzsignal erzeugenden Generator G auf, welches Signal über einen Widerstand R 1 und eine Antennenspule L 1 geführt ist. Auf Seiten des Schlüsselteils 2 ist eine mit der Schloßspule gekoppelte Antennenspule L 2 vorgesehen, die mithilfe der Bauelemente DIODEN D 1, D 2 und der Kondensatoren C 1, C 2 eine Gleichrichterschaltung nach Delon darstellt und die Elektronik E 1 mit Gleichspannung versorgt.In FIG. 1, part 1 represents the lock part and part 2 the key part. Part 1 has a generator G which generates a periodic high-frequency signal and which signal is conducted via a resistor R 1 and an antenna coil L 1. On the part of the key part 2, an antenna coil L 2 is provided which is coupled to the lock coil and which, with the aid of the components DIODEN D 1, D 2 and the capacitors C 1, C 2, represents a Delon rectifier circuit and supplies the electronics E 1 with DC voltage.

Die Elektronik E 1 dient dazu, über den Punkt B die positiven Halbwellen des Schlüsselkreises abzufragen und zu zählen. Die Elektronik E 1 enthält eine Codierung, mit der bestimmt wird, wann der Schalter S 1 kurzgeschlossen wird. Von den beiden Signalverläufen ist jetzt nicht mehr der des Schloßkreises bestimmend, sondern der des Schlüsselkreises. Zu einem bestimmten Zeitpunkt (nach n positiven Halbwellen des Signals) erfolgt ein Kurzschluß,der um Δ t verspätet an A nachgewiesen werden kann. Mit diesem Prinzip sind die auf der Schlüsselseite aufgetretenen Signale vonkommensynchronisiert'an A nachweisbar und damit erkennbar.The electronics E 1 is used to query and count the positive half-waves of the key circuit via point B. The electronics E 1 contains a coding with which it is determined when the switch S 1 is short-circuited. Of the two waveforms, it is now no longer the one of the lock circuit that determines the key circuit. At a certain point in time (after n positive half-waves of the signal) there is a short circuit which can be detected at A late by Δ t. With this principle, the signals that occur on the key side can be detected and synchronized with A at A.

Aufgrund der bestehenden Kopplung der Spulen L 1 und L 2 ist verständlich, daß sich bei Kurzschluß der Spule L 2 nicht nur an dieser, sondern auch an der Spule L 1 des Schußkreises ein geänderter Signalverlauf ergibt. Eine entsprechende Wirkungkann auch dadurch hervorgerufen werden, daß an der Spule L 2 anstelle einer Signalherabminderung mittels eines mehr oder weniger vollständigen Kurzschlusses eine Signalerhöhung mittels einer Energieaufprägung hervorgerufen wird. Auch diese würde auf L 1 übertragen werden und Synchronisationszeitpunkte herstellen können.Due to the existing coupling of the coils L 1 and L 2, it is understandable that if the coil L 2 is short-circuited, not only on this coil, but also on the coil L 1 of the firing circuit, a changed signal curve results. A corresponding effect can also be brought about in that instead of a signal reduction by means of a more or less complete short circuit, a signal increase by means of an energy impression is produced on the coil L 2. This would also be transferred to L 1 and could establish synchronization times.

Bei Durchführung des mehrere Schwingungszeiten übergreifenden Kurzschlusses oder einer einem teilweisen Kurzschluß gleichkommenden Bedämpfung von L 2 ergibt sich schloßseitig an dem Verbindungspunkt A zwischen R 1 und L 1 ein Spannungsverlauf, der über einen Spannungsteiler abgegriffen in Fig. 3 mit C bezeichnet dargestellt ist. Man erkennt linksseitig den durch Kurzschließung (Bedämpfung) von L 2 hervorgerufenen Wellenzug geringerer Amplitude, an dem sich rechts der unbedämpfte anschließt.When carrying out the short circuit spanning several oscillation times or damping L 2 which is equivalent to a partial short circuit, a voltage curve results at the connection point A between R 1 and L 1, which is via a voltage divider tapped in Fig. 3 with C is shown. On the left-hand side one can see the wave train of lower amplitude caused by short-circuiting (damping) of L 2, which is followed by the undamped one on the right-hand side.

Wie aus Fig. 1 ersichtlich, ist der Signalverlauf von A kommend in zwei Zweige aufgespalten, die beide an einen Komparator K 1 führen. Ober einen Spannungsteiler, bestehend aus R 2, R 3 wird das Signal an den negativen Eingang des K 1 geleitet, während an den positiven Eingang ein gleichgerichtetes Signal P herangeführt ist, das durch die Schaltelemente des zweiten Zweigs erzeugt worden ist. Diese bestehen aus einer Diode D 3 zum Obertragen der positiven Halbwellen und zum Abblocken der Gleichspannung, aus einem Kondensator C 3 zur Ladungsspeicherung und aus einem einstellbaren Potentiometers P 4, wo'sie zum Abgriff der Höhe der Gleichspannung dient.As can be seen from FIG. 1, the signal curve coming from A is split into two branches, both of which lead to a comparator K 1. Via a voltage divider, consisting of R 2, R 3, the signal is passed to the negative input of K 1, while a rectified signal P, which has been generated by the switching elements of the second branch, is brought to the positive input. These consist of a diode D 3 for transmitting the positive half-waves and for blocking the DC voltage, a capacitor C 3 for charge storage and an adjustable potentiometer P 4, where it is used to tap the level of the DC voltage.

Mit dem durch eine waagerechte unterbrochene Linie in Fig. 3 dargestellten gleichgerichteten Signal P ist eine Schwelle gesetzt, die den Schaltpunkt des Komparators K 1 bestimmt. Mit dem Spannungs-. wert von P am + Eingang des K 1 wird das am - Eingang liegende Signal verglichen mit dem Ergebnis, daß der Komparator K 1 eine positive Signalspannung I ergibt, wenn der Spannungswert von C kleiner als der von P ist, und der K 1 abschaltet, wenn der Spannungswert von C größer als der von P ist, wie die Darstellung I in Fig. 3 erkennen läßt.With the rectified signal P represented by a horizontal broken line in FIG. 3, a threshold is set which determines the switching point of the comparator K 1. With the tension. value of P at the + input of K 1, the signal at the - input is compared with the result that the comparator K 1 gives a positive signal voltage I if the voltage value of C is less than that of P and the K 1 switches off, if the voltage value of C is greater than that of P, as can be seen in the illustration I in FIG. 3.

Wie Fig. 1 erkennen läßt, ist das Signal A bzw. Teilsignal C an den + Eingang eines weiteren Komparators K 2 angelegt, dessen zweiter Eingang an Masse liegt. Sobald ein positiver Signaleingang von A an K 2 anliegt, schaltet dieser durch und erzeugt ein Signal W, dessen Rechteckkurve Fig. 3 zu entnehmen ist. Das über einen Invertierer geführte Signal W, das demzufolge eine Inversion gegenüber W darstellt, ist in Fig. 3 ebenfalls dargestellt.As can be seen in FIG. 1, signal A or partial signal C is applied to the + input of a further comparator K 2, the second input of which is connected to ground. As soon as there is a positive signal input from A to K 2, it switches through and generates a signal W, the rectangular curve of which can be seen in FIG. 3. The signal W passed through an inverter, which consequently represents an inversion with respect to W, is also shown in FIG. 3.

Das Signal W wird an den Clock-Eingang des Flip-Flops D-FF-1 gelegt.The signal W is applied to the clock input of the flip-flop D-FF-1.

Der Data-Eingang von D-FF-1 liegt auf der positiven Versorgungsspannung von beispielsweise 5 V. An den vorberechtigten Clear-Eingang CLR des Flip-Flops D-FF-1 ist das Ausgangssignal I des K 1 angeschaltet. Wenn das Signal I nun positiv am Clear-Eingang des D-FF-1 liegt, schaltet die ansteigende Flanke eines W-Impulses den Ausgang Q 1 des D-FF-1 ein, was zu dem Signal H führt. Der vorberechtigte Clear-Eingang CLR des D-FF-1 bewirkt ein sofortiges Ausschalten des D-FF-1, sobald das I-Signal auf 0 geht, wobei darauf hinzuweisen ist, daß diese unabhäbgig vom W-Signal geschieht. Der 01-Ausgang des D-FF-1 ist auf den Eingang eines nachfolgenden Flip-Flops D-FF-2 geschaltet. Mit diesem weiteren Flip-Flop werden die nicht gewünschten und gegenüber dem Kurzschlußsignal kurzzeitigen Impulse der Impulsfolge H eliminiert, so daß sich das dem Kurzschluß entsprechend gewünschte Signal V ergibt. Das bereits erwähnte invertierte . W-Signal wird auf den Clock-Eingang von D-FF-2 gelegt. Wie aus den Kurvenzügen W, H und W hervorgeht, bestimmen die ansteigenden Flanken des W-Signals die Zeitpunkte, in denen das H-Signal um D-FF-2 abgefragt wird und an den Ausgang Q2 als V-Signal übertragen wird. Die kurzzeitigen Impulse des H-Signals erscheinen nicht, da sie genau zwischen den Abfragezeitpunkten liegen. Auf diese Weise ist erreicht, daß das Ausgangssignal V den Kurzschlußzeiten entspricht und daß die kurzzeitigen, zeitlich in den Kurzschluß fallenden Impulse eliminiert sind.The data input of D-FF-1 is at the positive supply voltage of, for example, 5 V. The output signal I of K 1 is connected to the prearranged clear input CLR of the flip-flop D-FF-1. If the signal I is now positive at the clear input of the D-FF-1, the rising edge of a W pulse switches on the output Q 1 of the D-FF-1, which leads to the signal H. The pre-authorized clear input CLR of the D-FF-1 causes the D-FF-1 to switch off immediately as soon as the I signal goes to 0, whereby it should be pointed out that this happens independently of the W signal. The 01 output of the D-FF-1 is connected to the input of a subsequent flip-flop D-FF-2. This further flip-flop eliminates the unwanted and short-term pulses of the pulse train H with respect to the short-circuit signal, so that the signal V corresponding to the short-circuit results. The inverted already mentioned . W Signal is applied to the clock input of D-FF-2. As can be seen from the curves W, H and W, the rising flanks of the W Signal the times at which the H signal is interrogated by D-FF-2 and transmitted to the output Q2 as a V signal. The brief pulses of the H signal do not appear because they lie exactly between the times of the query. In this way it is achieved that the output signal V corresponds to the short-circuit times and that the short-term pulses falling in time in the short-circuit are eliminated.

Die vorbeschriebene Anordnung enthält den Nachteil der Einstellung der gleichgerichteten Spannung am Potentiometer P 4. Da alle Bauelemente technisch nicht vollkommen gleich sind, ist die absolute Höhe des Kurzschlußsignals und der Abstand Kurzschlußsignal zu gleichgerichtem Signal Fig. 3,c nicht bei jeder realen Anordnung gleich, das heißt das Potentiometer P 4 muß manuell bei jeder Schaltung justiert werden. Erfolgen später Änderungen der technischen Parameter einer derartigen Schaltung, die einmal während der Herstellung justiert wurde, muß diese auch im betrieblichen Einsatz nachjustiert werden. Es wäre also nicht gewährleistet, daß eine solche Schaltung im Einsatz die Kurzschlußsignale eindeutig indiziert. Um diesen Nachteil zu vermeiden, ist eine Lösung gemäß Fig. 2 aufgebaut.The arrangement described above has the disadvantage of setting the rectified voltage on the potentiometer P 4. Since all components are not technically completely identical, the absolute level of the short-circuit signal and the distance between the short-circuit signal and the rectified signal are not the same in every real arrangement, that is, the potentiometer P 4 must be adjusted manually for each circuit. If later changes are made to the technical parameters of such a circuit, which was adjusted once during manufacture, it must also be readjusted in operational use. It would therefore not be guaranteed that such a circuit clearly indicates the short-circuit signals in use. In order to avoid this disadvantage, a solution according to FIG. 2 is constructed.

Der Analog-Digitalwandler D/A wird über die Elektronik so angesteuert, daß ein analoges Ausgangssignal P an den + Eingang des Komparators K 1 gelegt wird. Der A/D-Nandler legt zunächst so hohe Werte an den + Eingang des Komparators K 1, daß der Ausgang I immer positiv ist.The analog-digital converter D / A is controlled by the electronics so that an analog output signal P is applied to the + input of the comparator K 1. The A / D Nandler initially places such high values on the + input of the comparator K 1 that the output I is always positive.

In Fig. 4, Kurve P, ist die stufenweise Änderung des Ausgangswertes des Digital-Analogwandlers dargestellt.Stufenweise werden diese Ausgangswerte des Digital-Analogwandlers herabgesetzt, bis auch die Spitzenwerte des Komparators K 1 unterschritten werden. Damit ergeben sich Pulse am Ausgang des Komparators 1. Kurve I in Fig. 4, rechter Teil, Diese Zustandsänderung des Signals I wertet die Elektronik E 2 aus und bestimmt die Anzahl von weiteren Stufen, die der Digital-Analog-Wandler mit seinem Ausgang P noch herabgesetzt gesetzt wird. Die Anzahl der Stufen ist genau so festgelegt, daß die Gleichspannung P im Bereich zwischen den Kurzschlußspitzen und den Maximunsspitzen der Signale am -Eingang des Komparators K 1 liegt. Fig. 3, Kurven P und C.4, curve P, shows the step-by-step change in the output value of the digital-to-analog converter. These output values of the digital-to-analog converter are gradually reduced until the peak values of the comparator K 1 are also fallen below. This results in pulses at the output of the comparator 1. Curve I in FIG. 4, right part. This change in state of the signal I is evaluated by the electronics E 2 and determines the number of further stages that the digital-analog converter with its output P is still discounted. The number of stages is precisely determined so that the DC voltage P lies in the range between the short-circuit peaks and the maximum peaks of the signals at the input of the comparator K 1. Fig. 3, curves P and C.

Liegt genau diese Spannungshöhe am -Ausgang des Komparators vor, ergibt sich am Ausgang des D-FF-2 der gewünschte eindeutige Signalverlauf V für den Kurzschlußfall. Damit ist ein automatischer, sich selbst einstellender Kurzschlußnachweis aufgebaut.If exactly this voltage level is present at the output of the comparator, the desired clear signal curve V for the short circuit results at the output of the D-FF-2. This creates an automatic, self-adjusting short circuit detection.

Hinzu kommt als weiterer Vorteil dieser Schaltung, daß sich keine Aufteilung des Signals in zwei Pfade ergibt, über die dasselbe Signal aufgeteilt auf die beiden Eingänge des K 1 geführt werden. Mit dieser Schaltung wird nur einmal das vom Teil 2 abgenommene Signal über den Spannungsteiler R 2, R 3 an den - Eingang des Komparators geführt. Der Ausgang dieses Komparators K 1 wird direkt in die Elektronik E2 eingespeist, die dann über den D/A-Wandler die Höhe des Signals am + Eingang des Komparators bestimmt. Wird also das Verhältnis des Spannungswandlers R2, R3 geändert, folgt diese Schaltung automatisch der Änderung.Another advantage of this circuit is that there is no division of the signal into two Paths results, over which the same signal is distributed across the two inputs of K 1. With this circuit, the signal taken from part 2 is passed only once via the voltage divider R 2, R 3 to the input of the comparator. The output of this comparator K 1 is fed directly into the electronics E2, which then determines the level of the signal at the + input of the comparator via the D / A converter. So if the ratio of the voltage converter R2, R3 is changed, this circuit automatically follows the change.

Mit der erfindungsgemäßen Schaltung ist es möglich gemacht, auch durch Kurzschlüsse der Schloßspule Informationen vom Schloß zum Schlüssel zu übertragen, wobei auf der Schlüsselseite dieselbe Signalerkennung wie auf der Schloßseite aufgebaut ist.With the circuit according to the invention, it is possible to transmit information from the lock to the key even by short-circuiting the lock coil, the same signal recognition being built up on the key side as on the lock side.

Der Vorteil der erfindungsgemäßen Schaltung liegt zum einen in der Benutzung einfachster marktgängiger Bauelemente und zum anderen in der Unabhängigkeit von Sign'aländerungen bei A, da diese sich auf beide Zweige des Eingangs des Komparators K 1 auswirken und somit eine Erhöhung des Wechselspannungseingangs auch gleichzeitig eine Erhöhung des Gleichspannungseinganges ergibt. Der Komparator stellt die Differenz zwischen beiden Signalen her und eliminiert somit Temperatureinflüsse und sonstige Störungen.The advantage of the circuit according to the invention lies on the one hand in the use of the simplest commercially available components and on the other hand in the independence of signal changes at A, since these affect both branches of the input of the comparator K 1 and thus an increase in the AC voltage input also an increase of the DC voltage input results. The comparator creates the difference between the two signals and thus eliminates temperature influences and other disturbances.

Claims (2)

1. Vorrichtung zur gegenseitigen Informationsübertragung zwischen elektronischem Schloß und Schlüssel in Verbindung mit einer elektronischen Schließeinrichtung, bei der schloßseitig und schlüaselseitig jeweils eine Antennenspule zur kontaktlosen Übertragung des Energieaustausches vom Schloß zum Schlüssel und wechselseitigem Informationsaustausch, von denen die schloßseitige von einem Generator gespeist ist, der ein periodisches Signal aussendet, das von der schlüsselseitigen Spule empfangen wird und zugleich mit einer hierdurch bewirkten Aktivierung der Schlüsselelektronik diese über Be- bzw. Entdämpfung der schlüsselseitigen Antennenspule zur Abgabe eines codierten Informationssignals veranlaßt, das von einer schloßseitigen Elektronik empfangen wird und durch Vergleich des periodischen Signals mit dem tiefpaßgefilterten Wechselsignal an der Sendespule ausgewertet wird, dadurch gekennzeichnet , daß das von dem Schloßteil (Teil 1) angenommene, Kurzschluß- bzw. Dämpfungswellen aufweisende Signal A auf zwei Führungszweigen weitergeleitet wird, die an je einem der Eingänge eines ersten Komparators (K 1) angeschlossen sind, wobei der eine Zweig zum Zweck der Gleichrichtung des Signals A über die Elemente DIODE (D 3), Kondensator (C 3) und Potentiometer (I' 4) zum nichtinvertierenden (+) Eingang des Komparators (K 1) herangeführt ist und derart an diesem Eingang eine Gleichspannung anliegt, deren Höhe durch das Potentiometer (P 4) bestimmbar ist, wobei der andere Zweig zum Zwecke der Spannungsherabsetzung über einen Spannungsteiler, bestehend aus zwei Widerständen (R 2, R 3) an den invertierenden (-) Eingang des Komparators (K 1) herangeführt ist, so daß der Komparator (K 1) an seinem Ausgang nur dann ein Signal (I) erzeugt, wenn das an seinem invertierenden (-) Eingang liegende Signal (C) in seiner positiven Spannungshöhe kleiner als die an seinen nichtinvertierenden (+) Eingang liegende Gleichspannung (P) ist und daß das vom Schloßteil (1) abgenommene Signal (A) bzw. vom Spannungsteiler (R 2, R 3) abgenommene Signal dem nichtinvertierenden Eingang (+) eines zweiten Komparators (K 2) zugeleitet wird, dessen invertierender (-) Eingang auf Masse liegt und daß dessen Ausgangssignal (W) dem Clock Eingang (CK) einer ersten Flip-Flop-Einrichtung (D-FF 1) zugeführt wird, dem auch das Ausgangssignal (I) des ersten Komparators (K 1) an den Clear-Eingang (CLR) dieser Flip-Flop-Einrichtung (D-FF 1) aufgeschaltet und daß das Signal (W) über einen Inverter (NICIIT) an dem Clock-Eingang (CK) einer zweiten Flip-Flop-Einrichtung (D-FF 2) zugeführt ist, dessen Data-Eingang (D) das Ausgangssignal (II) des Ausgangs Q 1 des ersten Flip-Flops (D-FF 1) zugeführt ist, so daß sich am Auagang (Q 2) des zweiten Flip-Flops (D-FF 2) ein Signal (V) ergibt, welches dem Signal (1) folgt, und das derart genau dem Kurzschluß- bzw. Dämpfungswellen aufweisenden Signalteils entspricht, der im vom Schloßteil (Teil 1) abgenommenen Signal (A) enthalten ist.1.Device for the mutual transmission of information between the electronic lock and key in connection with an electronic locking device, in the lock-side and key-side respectively an antenna coil for the contactless transmission of the energy exchange from the lock to the key and mutual information exchange, of which the lock-side is fed by a generator sends out a periodic signal, which is received by the key-side coil and at the same time, with an activation of the key electronics caused thereby, causes the key-side antenna coil to emit and / or attenuate the coded information signal which is received by a lock-side electronics and by comparing the periodic Signal with the low-pass filtered alternating signal is evaluated at the transmitter coil, characterized in that the short-circuit or damping waves adopted by the lock part (part 1) e Signal A is forwarded to two guide branches, each of which is connected to one of the inputs of a first comparator (K 1), one branch for the purpose of rectifying signal A via the elements DIODE (D 3), capacitor (C 3) and potentiometer (I '4) is brought to the non-inverting (+) input of the comparator (K 1) and a DC voltage is present at this input, the level of which can be determined by the potentiometer (P 4), the other branch for the purpose of reducing the voltage A voltage divider consisting of two resistors (R 2, R 3) is brought up to the inverting (-) input of the comparator (K 1), so that the comparator (K 1) only generates a signal (I) at its output , when the signal (C) at its inverting (-) input is smaller in its positive voltage level than the DC voltage (P) at its non-inverting (+) input and that the signal (A) taken from the lock part (1) or vo m the voltage divider (R 2, R 3), the signal taken off is fed to the non-inverting input (+) of a second comparator (K 2), whose inverting (-) input is grounded and that its output signal (W) is fed to the clock input (CK) of a first flip-flop device (D-FF 1), to which the output signal (I) of the first comparator (K 1) connected to the clear input (CLR) of this flip-flop device (D-FF 1) and that the signal (W) via an inverter (NICIIT) at the clock input (CK) of a second flip-flop Device (D-FF 2) is supplied, the data input (D) of which the output signal (II) of the output Q 1 of the first flip-flop (D-FF 1) is supplied, so that the output (Q 2) of the second flip-flops (D-FF 2) results in a signal (V) which follows the signal (1) and which thus corresponds exactly to the signal part having short-circuit or damping waves, which in the signal taken from the lock part (part 1) A) is included. 2. Vorrichtung nach Anspruch 1, dadurch gekennzeichnet , daß zwecks Erzeugung der Vergleichsspannung (I'), welche am nichtinvertierenden Eingang des ersten Komparators (K 1) liegt, das Ausgangssignal dieses Komparators (I) über eine Elektronik (E 2) einem Digital-Analogwandler (D/A) zugeführt wird und daß die Elektronik den Digital-Analogwandler (D/A) so steuert, daß dessen Ausgangsspannung (P) zunächst größer als die vom Spannungsteiler (R2/R3) kommende Spannung (C) ist und derart der Komparator (K 1) ein konstantes positives Signal (I) abgibt und daß die Elektronik (E 2) den Analog-Digitalwandler (D/A) dann veranlaßt, seine Ausgangsspannung (P) stufenweise so lange herabzusetzen, bis der Komparator (K 1) an seinem Ausgang (I) genau dann 0 Volt am Ausgang zeigt, wenn die an nicht invertierenden (+) Eingang anliegende Spannung (P) kleiner als die am invertierenden (-) Eingang anliegende Spannung (C) ist.2. Device according to claim 1, characterized in that for the purpose of generating the reference voltage (I '), which is at the non-inverting input of the first comparator (K 1), the output signal of this comparator (I) via electronics (E 2) a digital Analog converter (D / A) is supplied and that the electronics control the digital-analog converter (D / A) so that its output voltage (P) is initially greater than the voltage (C) coming from the voltage divider (R2 / R3) and such Comparator (K 1) emits a constant positive signal (I) and that the electronics (E 2) then causes the analog-digital converter (D / A) to gradually reduce its output voltage (P) until the comparator (K 1) shows 0 volts at its output (I) if and only if the voltage (P) applied to the non-inverting (+) input is lower than the voltage (C) applied to the inverting (-) input.
EP85730009A 1984-01-27 1985-01-28 Device for two-way interchange of information Expired - Lifetime EP0151087B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT85730009T ATE65577T1 (en) 1984-01-27 1985-01-28 MUTUAL INFORMATION TRANSMISSION DEVICE.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3402737 1984-01-27
DE3402737A DE3402737C1 (en) 1984-01-27 1984-01-27 Mutual information transmission device

Publications (3)

Publication Number Publication Date
EP0151087A2 true EP0151087A2 (en) 1985-08-07
EP0151087A3 EP0151087A3 (en) 1988-06-01
EP0151087B1 EP0151087B1 (en) 1991-07-24

Family

ID=6226018

Family Applications (1)

Application Number Title Priority Date Filing Date
EP85730009A Expired - Lifetime EP0151087B1 (en) 1984-01-27 1985-01-28 Device for two-way interchange of information

Country Status (6)

Country Link
US (1) US4602253A (en)
EP (1) EP0151087B1 (en)
AT (1) ATE65577T1 (en)
CA (1) CA1217839A (en)
DE (1) DE3402737C1 (en)
FI (1) FI78535C (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0227589A2 (en) * 1985-12-18 1987-07-01 Angewandte Digital Elektronik GmbH Control device according to the synchronization switch system
EP0242578A2 (en) * 1986-04-23 1987-10-28 BKS GmbH Hand-shaking method and electronic locking system operating by it
GB2192665A (en) * 1986-07-18 1988-01-20 Neiman Security Products Limit Control apparatus
EP0710756A1 (en) * 1994-11-07 1996-05-08 Siemens Aktiengesellschaft Antiteft system for a motor vehicle
EP0730071A1 (en) * 1995-03-03 1996-09-04 Siemens Aktiengesellschaft Anti-theft system for a motor vehicle

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60171475A (en) * 1984-02-15 1985-09-04 アイデンティフィケ−ション・デバイセス・インコ−ポレ−テッド Discriminating system
DE3614477A1 (en) * 1986-04-29 1987-11-05 Angewandte Digital Elektronik DEVICE FOR BIDIRECTIONAL DATA TRANSFER
NL8700861A (en) * 1987-04-13 1988-11-01 Nedap Nv READING, WRITING SYSTEM WITH MINIATURE INFORMATION CARRIER.
DE3735470A1 (en) * 1987-10-20 1989-05-03 Franzen Sicherheitstechnik Gmb Locking device having contact-free data and electrical power transmission between the lock and key
US4891636A (en) * 1987-11-20 1990-01-02 Ncr Corporation Electronic keylock system
US5701121A (en) * 1988-04-11 1997-12-23 Uniscan Ltd. Transducer and interrogator device
US4937781A (en) * 1988-05-13 1990-06-26 Dallas Semiconductor Corporation Dual port ram with arbitration status register
FR2635809B1 (en) * 1988-08-24 1990-11-23 Samokine Georges SYSTEM FOR EXCHANGING INFORMATION BETWEEN A PORTABLE OBJECT SUCH AS A KEY, AND AN EXCHANGE DEVICE
US4989261A (en) * 1988-12-09 1991-01-29 Dallas Semiconductor Corporation Power supply intercept with reference output
US5684828A (en) * 1988-12-09 1997-11-04 Dallas Semiconductor Corp. Wireless data module with two separate transmitter control outputs
US5025486A (en) * 1988-12-09 1991-06-18 Dallas Semiconductor Corporation Wireless communication system with parallel polling
US4967108A (en) * 1988-12-09 1990-10-30 Dallas Semiconductor Corporation Differential-time-constant bandpass filter using the analog properties of digital circuits
AU645487B2 (en) * 1989-02-17 1994-01-20 Integrated Silicon Design Pty Ltd Transponder system
CH680082A5 (en) * 1989-12-15 1992-06-15 Bauer Kaba Ag
DE4031692C1 (en) * 1990-10-02 1992-06-04 Angewandte Digital Elektronik Gmbh, 2051 Brunstorf, De Electronic key circuit in contactless chip=card - forms interface working with prim. electronic integrated circuit using interactive coils with ferrite cores buried in substrate
US5206639A (en) * 1990-10-25 1993-04-27 Timex Corporation Single antenna dual frequency transponder
GB9100336D0 (en) * 1991-01-08 1991-02-20 Chubb Lips Nederland Bv Locks
DE69230171T2 (en) * 1991-04-03 2000-04-13 Integrated Silicon Design Pty PRODUCT SORTING SYSTEM
US5266926A (en) * 1991-05-31 1993-11-30 Avid Marketing, Inc. Signal transmission and tag power consumption measurement circuit for an inductive reader
DE4207160C1 (en) * 1992-03-06 1993-02-11 Aug. Winkhaus Gmbh & Co Kg, 4404 Telgte, De
DE4230148C2 (en) * 1992-09-09 1994-08-25 Angewandte Digital Elektronik Circuit arrangement for detecting an interruption in the electrical connection of contactless chip cards to their read / write device
US5365872A (en) * 1993-05-07 1994-11-22 Obrinski Bradley A Remote controlled mooring system
DE19520211A1 (en) * 1994-06-03 1996-02-01 Strattec Security Corp Electronic locking arrangement for a lock system
US5438270A (en) * 1994-06-24 1995-08-01 National Semiconductor Corporation Low battery tester comparing load and no-load battery voltage
FR2729700B1 (en) * 1995-01-25 1997-07-04 Nofal Dawalibi PROGRAMMABLE ELECTRONIC CLOSING DEVICE
US5566212A (en) * 1995-04-24 1996-10-15 Delco Electronics Corporation Phase-locked loop circuit for Manchester-data decoding
US5614811A (en) * 1995-09-26 1997-03-25 Dyalem Concepts, Inc. Power line control system
US6564601B2 (en) * 1995-09-29 2003-05-20 Hyatt Jr Richard G Electromechanical cylinder plug
DE19603320C2 (en) * 1996-01-31 1999-01-14 Guenter Uhlmann Electronically programmable locking system with lock and key
US6588243B1 (en) 1997-06-06 2003-07-08 Richard G. Hyatt, Jr. Electronic cam assembly
DE19726335C2 (en) 1997-06-20 2000-03-02 Angewandte Digital Elektronik Chip card with at least two coil arrangements for the transmission of data and / or energy
FR2780222B1 (en) * 1998-06-18 2000-08-11 Sgs Thomson Microelectronics METHOD AND SYSTEM FOR DETECTION BY INDUCTIVE COUPLING OF A LOAD MODULATION SIGNAL
US6307468B1 (en) * 1999-07-20 2001-10-23 Avid Identification Systems, Inc. Impedance matching network and multidimensional electromagnetic field coil for a transponder interrogator
US6958551B2 (en) * 2002-06-25 2005-10-25 Strattec Security Corporation Vehicle coded ignition lock using a magnetic sensor
TWI499154B (en) * 2010-01-25 2015-09-01 Access Business Group Int Llc Systems and methods for detecting data communication over a wireless power link
JP5750031B2 (en) * 2010-11-19 2015-07-15 株式会社半導体エネルギー研究所 Electronic circuit and semiconductor device
CN105308556B (en) * 2013-03-15 2018-12-28 萨金特制造公司 The electronic circuit of lock controller pulse can be captured

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3299424A (en) * 1965-05-07 1967-01-17 Jorgen P Vinding Interrogator-responder identification system
US4333072A (en) * 1979-08-06 1982-06-01 International Identification Incorporated Identification device
FR2518285A1 (en) * 1981-12-16 1983-06-17 Angewandte Digital Elektronik INFORMATION IDENTIFICATION DEVICE, PARTICULARLY ELECTRONIC KEY LOCK COMBINATION
DE3221356A1 (en) * 1981-12-16 1983-12-08 Angewandte Digital Elektronik Gmbh, 2051 Brunstorf Device for identifying an information item, particularly access control

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2927321A (en) * 1956-01-26 1960-03-01 Donald B Harris Radio transmission systems with modulatable passive responder
US3440633A (en) * 1965-10-18 1969-04-22 Jorgen P Vinding Interrogator-responder identification system
FR2051914A5 (en) * 1969-07-01 1971-04-09 Trt Telecom Radio Electr
US3721830A (en) * 1971-06-18 1973-03-20 Tokyo Electric Power Co Pulse dip carrier system using ac distribution line
US3859624A (en) * 1972-09-05 1975-01-07 Thomas A Kriofsky Inductively coupled transmitter-responder arrangement
DE2634303A1 (en) * 1976-07-30 1978-02-02 Knorr Bremse Gmbh Electronic lock and key system - uses contactless data exchange and compares generated and stored signals
US4114151A (en) * 1976-09-14 1978-09-12 Alfa-Laval Company Limited Passive transponder apparatus for use in an interrogator-responder system
CH618553A5 (en) * 1977-08-25 1980-07-31 Landis & Gyr Ag
US4328482A (en) * 1977-11-17 1982-05-04 Consumer Electronic Products Corporation Remote AC power control with control pulses at the zero crossing of the AC wave
US4388524A (en) * 1981-09-16 1983-06-14 Walton Charles A Electronic identification and recognition system with code changeable reactance
US4473825A (en) * 1982-03-05 1984-09-25 Walton Charles A Electronic identification system with power input-output interlock and increased capabilities

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3299424A (en) * 1965-05-07 1967-01-17 Jorgen P Vinding Interrogator-responder identification system
US4333072A (en) * 1979-08-06 1982-06-01 International Identification Incorporated Identification device
FR2518285A1 (en) * 1981-12-16 1983-06-17 Angewandte Digital Elektronik INFORMATION IDENTIFICATION DEVICE, PARTICULARLY ELECTRONIC KEY LOCK COMBINATION
DE3221356A1 (en) * 1981-12-16 1983-12-08 Angewandte Digital Elektronik Gmbh, 2051 Brunstorf Device for identifying an information item, particularly access control

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0227589A2 (en) * 1985-12-18 1987-07-01 Angewandte Digital Elektronik GmbH Control device according to the synchronization switch system
EP0227589A3 (en) * 1985-12-18 1988-09-21 Angewandte Digital Elektronik Gmbh Control device according to the synchronization switch system
EP0242578A2 (en) * 1986-04-23 1987-10-28 BKS GmbH Hand-shaking method and electronic locking system operating by it
EP0242578A3 (en) * 1986-04-23 1989-02-01 BKS GmbH Hand-shaking method and electronic locking system operating by it
GB2192665A (en) * 1986-07-18 1988-01-20 Neiman Security Products Limit Control apparatus
GB2192665B (en) * 1986-07-18 1990-11-21 Neiman Security Products Limit Control apparatus
EP0710756A1 (en) * 1994-11-07 1996-05-08 Siemens Aktiengesellschaft Antiteft system for a motor vehicle
US5616966A (en) * 1994-11-07 1997-04-01 Siemens Aktiengesellschaft Anti-theft system for a motor vehicle
EP0730071A1 (en) * 1995-03-03 1996-09-04 Siemens Aktiengesellschaft Anti-theft system for a motor vehicle
US5889471A (en) * 1995-03-03 1999-03-30 Siemens Aktiengesellschaft Anti-theft system for a motor vehicle

Also Published As

Publication number Publication date
US4602253A (en) 1986-07-22
FI78535B (en) 1989-04-28
EP0151087B1 (en) 1991-07-24
DE3402737C1 (en) 1985-08-01
CA1217839A (en) 1987-02-10
FI78535C (en) 1989-08-10
FI850166L (en) 1985-07-28
ATE65577T1 (en) 1991-08-15
EP0151087A3 (en) 1988-06-01
FI850166A0 (en) 1985-01-15

Similar Documents

Publication Publication Date Title
EP0151087B1 (en) Device for two-way interchange of information
DE2427225A1 (en) PROCEDURE AND CIRCUIT ARRANGEMENT FOR DEMODULATING DIGITAL INFORMATION
DE3149789C1 (en) Device for inductive identification of an information item
DE2809633C3 (en) Controlled generator of period signal patterns
DE2850555C2 (en)
EP0873588B1 (en) Method and device for modulating the frequency of a high-frequency signal
DE2704141C2 (en)
DE2704756C2 (en) Digital-to-analog converter
DE102012100427A1 (en) Device with a voltage-controlled oscillator and a circuit arrangement for driving the oscillator
DE1416106B2 (en) DEVICE FOR IDENTIFYING MOVING OBJECTS USING HIGH FREQUENCY ELECTRICAL SIGNALS
DD273889A1 (en) METHOD AND DEVICE FOR THE INTERPOLATION OF SENSITIVE MEASUREMENT SIGNALS, ESPECIALLY THOSE OF PHOTOELECTRIC MEASUREMENT SYSTEMS
DE2126172C3 (en) Pulse converter for dynamic compression of A modulation systems
DE2151105A1 (en) Device for registering objects
DE3221356A1 (en) Device for identifying an information item, particularly access control
DE2856397A1 (en) CIRCUIT ARRANGEMENT FOR ACHIEVING SIMILAR RUN BETWEEN THE OSCILLATOR FREQUENCY AND THE RESONANCE FREQUENCY OF THE INPUT CIRCUIT OF AN OVERLAY RECEIVER
DE2539692C2 (en) Digital process for generating signal voltages and arrangement for carrying out the process
DE2736418B1 (en) Arrangement for determining the speed, the angle of rotation and the direction of rotation of machine shafts
DE1290204B (en) Method and arrangement for message transmission by switching the output frequency of a high frequency generator
DE2832022C2 (en)
DE2736522C2 (en) Circuit arrangement for transmitting data
DE2848943C2 (en) Arrangement for stochastic coding of at least two sizes
DE2332981A1 (en) DEVICE FOR GENERATING A VOLTAGE PROPORTIONAL TO THE PHASE SHIFT OF TWO PULSE TRAINS
DE2855458C2 (en) Raster oscillator
DE2844936A1 (en) Simple remote control for TV or radio receiver - has converter producing DC voltage dependent on ratio of two frequencies
DE1287609B (en)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT CH FR GB LI NL SE

Designated state(s): AT CH FR GB LI NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT CH FR GB LI NL SE

17P Request for examination filed

Effective date: 19880430

17Q First examination report despatched

Effective date: 19900220

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT CH FR GB LI NL SE

REF Corresponds to:

Ref document number: 65577

Country of ref document: AT

Date of ref document: 19910815

Kind code of ref document: T

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
ET Fr: translation filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19920129

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19931215

Year of fee payment: 10

EUG Se: european patent has lapsed

Ref document number: 85730009.9

Effective date: 19920806

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19950929

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19990121

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20000113

Year of fee payment: 16

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000128

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20000131

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20000329

Year of fee payment: 16

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20000128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010801

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20010801