DE69906793D1 - Verfahren und anordnung für hochgeschwindigkeitsdatenerfassung mit korrektur der bit-zu-bit-zeitgebung und speicheranordnung unter verwendung derselben - Google Patents

Verfahren und anordnung für hochgeschwindigkeitsdatenerfassung mit korrektur der bit-zu-bit-zeitgebung und speicheranordnung unter verwendung derselben

Info

Publication number
DE69906793D1
DE69906793D1 DE69906793T DE69906793T DE69906793D1 DE 69906793 D1 DE69906793 D1 DE 69906793D1 DE 69906793 T DE69906793 T DE 69906793T DE 69906793 T DE69906793 T DE 69906793T DE 69906793 D1 DE69906793 D1 DE 69906793D1
Authority
DE
Germany
Prior art keywords
bit
arrangement
correction
data acquisition
same
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69906793T
Other languages
English (en)
Other versions
DE69906793T2 (de
Inventor
Brent Keeth
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of DE69906793D1 publication Critical patent/DE69906793D1/de
Application granted granted Critical
Publication of DE69906793T2 publication Critical patent/DE69906793T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns
DE69906793T 1998-11-30 1999-11-24 Verfahren und anordnung für hochgeschwindigkeitsdatenerfassung mit korrektur der bit-zu-bit-zeitgebung und speicheranordnung unter verwendung derselben Expired - Lifetime DE69906793T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/201,519 US6430696B1 (en) 1998-11-30 1998-11-30 Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same
US201519 1998-11-30
PCT/US1999/027877 WO2000033200A1 (en) 1998-11-30 1999-11-24 Method and apparatus for high speed data capture using bit-to-bit timing correction, and memory device using same

Publications (2)

Publication Number Publication Date
DE69906793D1 true DE69906793D1 (de) 2003-05-15
DE69906793T2 DE69906793T2 (de) 2004-03-18

Family

ID=22746163

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69906793T Expired - Lifetime DE69906793T2 (de) 1998-11-30 1999-11-24 Verfahren und anordnung für hochgeschwindigkeitsdatenerfassung mit korrektur der bit-zu-bit-zeitgebung und speicheranordnung unter verwendung derselben

Country Status (7)

Country Link
US (1) US6430696B1 (de)
EP (1) EP1137996B1 (de)
JP (1) JP2002531966A (de)
KR (1) KR100706563B1 (de)
AU (1) AU1921200A (de)
DE (1) DE69906793T2 (de)
WO (1) WO2000033200A1 (de)

Families Citing this family (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6349399B1 (en) 1998-09-03 2002-02-19 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US6470060B1 (en) * 1999-03-01 2002-10-22 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US6643787B1 (en) 1999-10-19 2003-11-04 Rambus Inc. Bus system optimization
US6606041B1 (en) * 2000-05-10 2003-08-12 Micron Technology, Inc. Predictive timing calibration for memory devices
US6434081B1 (en) * 2000-05-12 2002-08-13 Micron Technology, Inc. Calibration technique for memory devices
US6333893B1 (en) * 2000-08-21 2001-12-25 Micron Technology, Inc. Method and apparatus for crossing clock domain boundaries
US6691214B1 (en) * 2000-08-29 2004-02-10 Micron Technology, Inc. DDR II write data capture calibration
US6928571B1 (en) * 2000-09-15 2005-08-09 Intel Corporation Digital system of adjusting delays on circuit boards
US6606576B2 (en) * 2001-01-19 2003-08-12 Koninklijke Philips Electronics N.V. Real-time channel calibration method and arrangement
US20020175890A1 (en) * 2001-05-23 2002-11-28 Matsushita Electric Industrial Co., Ltd Liquid crystal driver device and liquid crystal driver unit
US6697926B2 (en) * 2001-06-06 2004-02-24 Micron Technology, Inc. Method and apparatus for determining actual write latency and accurately aligning the start of data capture with the arrival of data at a memory device
JP2003050738A (ja) 2001-08-03 2003-02-21 Elpida Memory Inc キャリブレーション方法及びメモリシステム
GB2379142B (en) * 2001-08-24 2004-11-17 Fujitsu Ltd Distribution of signals in high speed digital circuitry
US20030101312A1 (en) * 2001-11-26 2003-05-29 Doan Trung T. Machine state storage apparatus and method
US7308004B1 (en) * 2002-03-06 2007-12-11 Redback Networks, Inc. Method and apparatus of multiplexing and demultiplexing communication signals
US7133972B2 (en) 2002-06-07 2006-11-07 Micron Technology, Inc. Memory hub with internal cache and/or memory access prediction
US7047384B2 (en) * 2002-06-27 2006-05-16 Intel Corporation Method and apparatus for dynamic timing of memory interface signals
US7321617B2 (en) * 2002-07-09 2008-01-22 International Business Machines Corporation Data communication system with self-test feature
US7117316B2 (en) 2002-08-05 2006-10-03 Micron Technology, Inc. Memory hub and access method having internal row caching
US6820181B2 (en) 2002-08-29 2004-11-16 Micron Technology, Inc. Method and system for controlling memory accesses to memory modules having a memory hub architecture
US7836252B2 (en) 2002-08-29 2010-11-16 Micron Technology, Inc. System and method for optimizing interconnections of memory devices in a multichip module
US7102907B2 (en) * 2002-09-09 2006-09-05 Micron Technology, Inc. Wavelength division multiplexed memory module, memory system and method
US7206368B2 (en) 2002-10-30 2007-04-17 Avago Tehnologies Fiber Ip (Singapore) Pte. Ltd. Compensating jitter in differential data signals
US6847582B2 (en) * 2003-03-11 2005-01-25 Micron Technology, Inc. Low skew clock input buffer and method
US7245145B2 (en) 2003-06-11 2007-07-17 Micron Technology, Inc. Memory module and method having improved signal routing topology
US7168027B2 (en) * 2003-06-12 2007-01-23 Micron Technology, Inc. Dynamic synchronization of data capture on an optical or other high speed communications link
US7120727B2 (en) 2003-06-19 2006-10-10 Micron Technology, Inc. Reconfigurable memory module and method
US7260685B2 (en) 2003-06-20 2007-08-21 Micron Technology, Inc. Memory hub and access method having internal prefetch buffers
US7389364B2 (en) 2003-07-22 2008-06-17 Micron Technology, Inc. Apparatus and method for direct memory access in a hub-based memory system
US7210059B2 (en) 2003-08-19 2007-04-24 Micron Technology, Inc. System and method for on-board diagnostics of memory modules
US7136958B2 (en) 2003-08-28 2006-11-14 Micron Technology, Inc. Multiple processor system and method including multiple memory hub modules
US7310752B2 (en) 2003-09-12 2007-12-18 Micron Technology, Inc. System and method for on-board timing margin testing of memory modules
US7194593B2 (en) 2003-09-18 2007-03-20 Micron Technology, Inc. Memory hub with integrated non-volatile memory
US7120743B2 (en) * 2003-10-20 2006-10-10 Micron Technology, Inc. Arbitration system and method for memory responses in a hub-based memory system
US7330992B2 (en) 2003-12-29 2008-02-12 Micron Technology, Inc. System and method for read synchronization of memory modules
US7188219B2 (en) 2004-01-30 2007-03-06 Micron Technology, Inc. Buffer control system and method for a memory system having outstanding read and write request buffers
US7788451B2 (en) 2004-02-05 2010-08-31 Micron Technology, Inc. Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
US7412574B2 (en) * 2004-02-05 2008-08-12 Micron Technology, Inc. System and method for arbitration of memory responses in a hub-based memory system
US7366864B2 (en) 2004-03-08 2008-04-29 Micron Technology, Inc. Memory hub architecture having programmable lane widths
US7257683B2 (en) 2004-03-24 2007-08-14 Micron Technology, Inc. Memory arbitration system and method having an arbitration packet protocol
US7120723B2 (en) 2004-03-25 2006-10-10 Micron Technology, Inc. System and method for memory hub-based expansion bus
EP1735794B1 (de) * 2004-03-31 2011-04-27 Micron Technology, Inc. Rekonstruktion des signal-timing in integrierten schaltungen
US6980042B2 (en) 2004-04-05 2005-12-27 Micron Technology, Inc. Delay line synchronizer apparatus and method
US7590797B2 (en) 2004-04-08 2009-09-15 Micron Technology, Inc. System and method for optimizing interconnections of components in a multichip memory module
US7162567B2 (en) * 2004-05-14 2007-01-09 Micron Technology, Inc. Memory hub and method for memory sequencing
US7222213B2 (en) * 2004-05-17 2007-05-22 Micron Technology, Inc. System and method for communicating the synchronization status of memory modules during initialization of the memory modules
US7363419B2 (en) 2004-05-28 2008-04-22 Micron Technology, Inc. Method and system for terminating write commands in a hub-based memory system
US7310748B2 (en) 2004-06-04 2007-12-18 Micron Technology, Inc. Memory hub tester interface and method for use thereof
US7519788B2 (en) 2004-06-04 2009-04-14 Micron Technology, Inc. System and method for an asynchronous data buffer having buffer write and read pointers
US7366942B2 (en) * 2004-08-12 2008-04-29 Micron Technology, Inc. Method and apparatus for high-speed input sampling
US7346817B2 (en) * 2004-08-23 2008-03-18 Micron Technology, Inc. Method and apparatus for generating and detecting initialization patterns for high speed DRAM systems
US7392331B2 (en) 2004-08-31 2008-06-24 Micron Technology, Inc. System and method for transmitting data packets in a computer system having a memory hub architecture
US7269681B1 (en) * 2004-12-01 2007-09-11 Advanced Micro Devices, Inc. Arrangement for receiving and transmitting PCI-X data according to selected data modes
US7142470B2 (en) * 2005-03-22 2006-11-28 Mediatek Inc. Methods and systems for generating latch clock used in memory reading
KR100685613B1 (ko) 2005-05-30 2007-02-22 주식회사 하이닉스반도체 고속 동작을 위한 ｄｌｌ 회로
US20070050668A1 (en) * 2005-09-01 2007-03-01 Micron Technology, Inc. Test mode to force generation of all possible correction codes in an ECC memory
US7333908B2 (en) * 2005-09-01 2008-02-19 Micron Technology, Inc. Techniques for generating test patterns in high speed memory devices
US7587640B2 (en) * 2005-09-27 2009-09-08 Agere Systems Inc. Method and apparatus for monitoring and compensating for skew on a high speed parallel bus
KR100803360B1 (ko) * 2006-09-14 2008-02-14 주식회사 하이닉스반도체 Ｐｌｌ 회로 및 그 제어 방법
KR100803361B1 (ko) * 2006-09-14 2008-02-14 주식회사 하이닉스반도체 Ｐｌｌ 회로의 루프 필터 및 그 제어 방법
KR100907928B1 (ko) * 2007-06-13 2009-07-16 주식회사 하이닉스반도체 반도체 메모리 장치
US8108738B2 (en) * 2007-06-26 2012-01-31 International Business Machines Corporation Data eye monitor method and apparatus
US7859940B2 (en) * 2007-07-09 2010-12-28 Samsung Electronics Co., Ltd. Semiconductor integrated circuits including clock delay control circuits for non-volatile memories
EP2223227B1 (de) * 2007-10-22 2013-02-27 Rambus Inc. Quellensynchrone signalisierung mit niedriger leistung
JP2011522324A (ja) * 2008-05-29 2011-07-28 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド メモリデバイストレーニングのために組み込まれたプログラム可能要素
EP2658162A1 (de) 2010-12-21 2013-10-30 Fujitsu Limited Datenempfangsschaltung, informationsverarbeitungsvorrichtung, datenempfangsprogramm und datenempfangsverfahren
US9008196B2 (en) * 2011-04-28 2015-04-14 International Business Machines Corporation Updating interface settings for an interface
JP5817324B2 (ja) * 2011-08-18 2015-11-18 富士通株式会社 補正装置、補正方法、および補正プログラム
US8738979B2 (en) * 2012-03-30 2014-05-27 Lsi Corporation Methods and structure for correlation of test signals routed using different signaling pathways
US10908835B1 (en) 2013-01-10 2021-02-02 Pure Storage, Inc. Reversing deletion of a virtual machine
US11733908B2 (en) * 2013-01-10 2023-08-22 Pure Storage, Inc. Delaying deletion of a dataset
US9142272B2 (en) 2013-03-15 2015-09-22 International Business Machines Corporation Dual asynchronous and synchronous memory system
US9037811B2 (en) * 2013-03-15 2015-05-19 International Business Machines Corporation Tagging in memory control unit (MCU)
US9146864B2 (en) 2013-03-15 2015-09-29 International Business Machines Corporation Address mapping including generic bits for universal addressing independent of memory type
US9092330B2 (en) 2013-03-15 2015-07-28 International Business Machines Corporation Early data delivery prior to error detection completion
US9430418B2 (en) 2013-03-15 2016-08-30 International Business Machines Corporation Synchronization and order detection in a memory system
US9535778B2 (en) 2013-03-15 2017-01-03 International Business Machines Corporation Reestablishing synchronization in a memory system
US9136987B2 (en) 2013-03-15 2015-09-15 International Business Machines Corporation Replay suspension in a memory system
KR20150052634A (ko) * 2013-11-06 2015-05-14 에스케이하이닉스 주식회사 반도체 장치
US9842633B2 (en) * 2014-12-11 2017-12-12 Micron Technology, Inc. Tracking and correction of timing signals
CN107977328B (zh) * 2017-12-20 2019-12-10 天津瑞发科半导体技术有限公司 一种onfi接口双时钟沿采样装置
CN114860633A (zh) * 2022-04-20 2022-08-05 深圳市双翼科技股份有限公司 时延信号的自动校准方法、装置、终端设备及存储介质

Family Cites Families (203)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3633174A (en) 1970-04-14 1972-01-04 Us Navy Memory system having self-adjusting strobe timing
US4096402A (en) 1975-12-29 1978-06-20 Mostek Corporation MOSFET buffer for TTL logic input and method of operation
US4077016A (en) 1977-02-22 1978-02-28 Ncr Corporation Apparatus and method for inhibiting false locking of a phase-locked loop
DE2945331C2 (de) * 1979-11-09 1984-05-30 Nixdorf Computer Ag, 4790 Paderborn Vorrichtung in einer Signal-oder Datenverarbeitungsanlage zur Einstellung einer Signalverarbeitungsschaltung
US4404474A (en) 1981-02-06 1983-09-13 Rca Corporation Active load pulse generating circuit
US4481625A (en) 1981-10-21 1984-11-06 Elxsi High speed data bus system
US4511846A (en) 1982-05-24 1985-04-16 Fairchild Camera And Instrument Corporation Deskewing time-critical signals in automatic test equipment
US4508983A (en) 1983-02-10 1985-04-02 Motorola, Inc. MOS Analog switch driven by complementary, minimally skewed clock signals
US4603320A (en) 1983-04-13 1986-07-29 Anico Research, Ltd. Inc. Connector interface
US4638451A (en) 1983-05-03 1987-01-20 Texas Instruments Incorporated Microprocessor system with programmable interface
US4514647A (en) 1983-08-01 1985-04-30 At&T Bell Laboratories Chipset synchronization arrangement
US4573017A (en) 1984-01-03 1986-02-25 Motorola, Inc. Unitary phase and frequency adjust network for a multiple frequency digital phase locked loop
JPS6143015A (ja) 1984-08-07 1986-03-01 Toshiba Corp デ−タ遅延記憶回路
US4687951A (en) 1984-10-29 1987-08-18 Texas Instruments Incorporated Fuse link for varying chip operating parameters
US4600895A (en) 1985-04-26 1986-07-15 Minnesota Mining And Manufacturing Company Precision phase synchronization of free-running oscillator output signal to reference signal
US4638187A (en) 1985-10-01 1987-01-20 Vtc Incorporated CMOS output buffer providing high drive current with minimum output signal distortion
GB2184622B (en) 1985-12-23 1989-10-18 Philips Nv Outputbuffer and control circuit providing limited current rate at the output
JPH07105818B2 (ja) * 1986-05-19 1995-11-13 株式会社日立製作所 並列伝送方式
JPS6337894A (ja) 1986-07-30 1988-02-18 Mitsubishi Electric Corp ランダムアクセスメモリ
JPS63276795A (ja) 1986-12-16 1988-11-15 Mitsubishi Electric Corp 可変長シフトレジスタ
JPS63304721A (ja) 1987-06-05 1988-12-13 Anritsu Corp 信号発生装置
US4773085A (en) 1987-06-12 1988-09-20 Bell Communications Research, Inc. Phase and frequency detector circuits
US4972470A (en) 1987-08-06 1990-11-20 Steven Farago Programmable connector
US5086500A (en) 1987-08-07 1992-02-04 Tektronix, Inc. Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits
US4893087A (en) 1988-01-07 1990-01-09 Motorola, Inc. Low voltage and low power frequency synthesizer
KR0141494B1 (ko) 1988-01-28 1998-07-15 미다 가쓰시게 레벨시프트회로를 사용한 고속센스 방식의 반도체장치
US5367649A (en) 1988-05-20 1994-11-22 Waferscale Integration, Inc. Programmable controller
US4902986B1 (en) 1989-01-30 1998-09-01 Credence Systems Corp Phased locked loop to provide precise frequency and phase tracking of two signals
US5020023A (en) 1989-02-23 1991-05-28 International Business Machines Corporation Automatic vernier synchronization of skewed data streams
US5475631A (en) 1989-03-09 1995-12-12 Micron Technology, Inc. Multiport RAM based multiprocessor
US5075569A (en) 1989-03-17 1991-12-24 Tektronix, Inc. Output device circuit and method to minimize impedance fluctuations during crossover
US4958088A (en) 1989-06-19 1990-09-18 Micron Technology, Inc. Low power three-stage CMOS input buffer with controlled switching
IT1236578B (it) 1989-07-04 1993-03-16 Ind Face Standard S P A Milano Dispositivo per la trasformazione di un flip flop di tipo d in un flip flop denominato di tipo b in grado di campionare i dati sui fronti di salita e sui fronti di discesa del segnale di clock.
US5165046A (en) 1989-11-06 1992-11-17 Micron Technology, Inc. High speed CMOS driver circuit
JP2671538B2 (ja) 1990-01-17 1997-10-29 松下電器産業株式会社 入力バッファ回路
JP2787725B2 (ja) 1990-02-14 1998-08-20 第一電子工業株式会社 データ・クロックのタイミング合わせ回路
US5408640A (en) 1990-02-21 1995-04-18 Digital Equipment Corporation Phase delay compensator using gating signal generated by a synchronizer for loading and shifting of bit pattern to produce clock phases corresponding to frequency changes
US5239206A (en) 1990-03-06 1993-08-24 Advanced Micro Devices, Inc. Synchronous circuit with clock skew compensating function and circuits utilizing same
US5023488A (en) 1990-03-30 1991-06-11 Xerox Corporation Drivers and receivers for interfacing VLSI CMOS circuits to transmission lines
JP3426608B2 (ja) 1990-04-04 2003-07-14 ユニシス コーポレイシヨン クロック・デスキュー回路
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5243703A (en) 1990-04-18 1993-09-07 Rambus, Inc. Apparatus for synchronously generating clock signals in a data processing system
US5038115A (en) 1990-05-29 1991-08-06 Myers Glen A Method and apparatus for frequency independent phase tracking of input signals in receiving systems and the like
US5134311A (en) 1990-06-07 1992-07-28 International Business Machines Corporation Self-adjusting impedance matching driver
DE69116230T2 (de) 1990-06-08 1996-07-04 Toshiba Kawasaki Kk Halbleiterspeicher mit Fehlerbehandlungsschaltung
US5416909A (en) 1990-09-14 1995-05-16 Vlsi Technology, Inc. Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor
EP0476585B1 (de) 1990-09-18 1998-08-26 Fujitsu Limited Elektronische Anordnung mit einem Bezugsverzögerungsgenerator
JP2740063B2 (ja) 1990-10-15 1998-04-15 株式会社東芝 半導体記憶装置
US5122690A (en) 1990-10-16 1992-06-16 General Electric Company Interface circuits including driver circuits with switching noise reduction
US5257294A (en) 1990-11-13 1993-10-26 National Semiconductor Corporation Phase-locked loop circuit and method
TW198135B (de) 1990-11-20 1993-01-11 Oki Electric Ind Co Ltd
US5128563A (en) 1990-11-28 1992-07-07 Micron Technology, Inc. CMOS bootstrapped output driver method and circuit
US5281865A (en) 1990-11-28 1994-01-25 Hitachi, Ltd. Flip-flop circuit
US5223755A (en) 1990-12-26 1993-06-29 Xerox Corporation Extended frequency range variable delay locked loop for clock synchronization
US5500808A (en) 1991-01-24 1996-03-19 Synopsys, Inc. Apparatus and method for estimating time delays using unmapped combinational logic networks
US5150186A (en) 1991-03-06 1992-09-22 Micron Technology, Inc. CMOS output pull-up driver
US5128560A (en) 1991-03-22 1992-07-07 Micron Technology, Inc. Boosted supply output driver circuit for driving an all N-channel output stage
US5220208A (en) 1991-04-29 1993-06-15 Texas Instruments Incorporated Circuitry and method for controlling current in an electronic circuit
US5212601A (en) 1991-05-03 1993-05-18 Western Digital Corporation Disk drive data synchronizer with window shift synthesis
US5256989A (en) 1991-05-03 1993-10-26 Motorola, Inc. Lock detection for a phase lock loop
US5289580A (en) 1991-05-10 1994-02-22 Unisys Corporation Programmable multiple I/O interface controller
US5341405A (en) * 1991-06-11 1994-08-23 Digital Equipment Corporation Data recovery apparatus and methods
US5194765A (en) 1991-06-28 1993-03-16 At&T Bell Laboratories Digitally controlled element sizing
US5276642A (en) 1991-07-15 1994-01-04 Micron Technology, Inc. Method for performing a split read/write operation in a dynamic random access memory
KR970005124B1 (ko) 1991-08-14 1997-04-12 가부시끼가이샤 아드반테스트 가변지연회로
US5272729A (en) 1991-09-20 1993-12-21 International Business Machines Corporation Clock signal latency elimination network
US5465076A (en) 1991-10-04 1995-11-07 Nippondenso Co., Ltd. Programmable delay line programmable delay circuit and digital controlled oscillator
US5283631A (en) 1991-11-01 1994-02-01 Hewlett-Packard Co. Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and voltage supply variations
US5498990A (en) 1991-11-05 1996-03-12 Monolithic System Technology, Inc. Reduced CMOS-swing clamping circuit for bus lines
US5315388A (en) 1991-11-19 1994-05-24 General Instrument Corporation Multiple serial access memory for use in feedback systems such as motion compensated television
US5295164A (en) 1991-12-23 1994-03-15 Apple Computer, Inc. Apparatus for providing a system clock locked to an external clock over a wide range of frequencies
JPH05225774A (ja) 1992-02-13 1993-09-03 Mitsubishi Electric Corp マルチポート半導体記憶装置
DE4206082C1 (de) 1992-02-27 1993-04-08 Siemens Ag, 8000 Muenchen, De
US5355391A (en) 1992-03-06 1994-10-11 Rambus, Inc. High speed bus system
DE4345604B3 (de) 1992-03-06 2012-07-12 Rambus Inc. Vorrichtung zur Kommunikation mit einem DRAM
US5233314A (en) 1992-03-27 1993-08-03 Cyrix Corporation Integrated charge-pump phase-locked loop circuit
US5278460A (en) 1992-04-07 1994-01-11 Micron Technology, Inc. Voltage compensating CMOS input buffer
US5390308A (en) 1992-04-15 1995-02-14 Rambus, Inc. Method and apparatus for address mapping of dynamic random access memory
US5379299A (en) * 1992-04-16 1995-01-03 The Johns Hopkins University High speed propagation delay compensation network
US5254883A (en) 1992-04-22 1993-10-19 Rambus, Inc. Electrical current source circuitry for a bus
US5317202A (en) 1992-05-28 1994-05-31 Intel Corporation Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle
US5485490A (en) 1992-05-28 1996-01-16 Rambus, Inc. Method and circuitry for clock synchronization
US5608896A (en) * 1992-05-28 1997-03-04 Texas Instruments Incorporated Time skewing arrangement for operating memory devices in synchronism with a data processor
US5268639A (en) 1992-06-05 1993-12-07 Rambus, Inc. Testing timing parameters of high speed integrated circuit devices
US5274276A (en) 1992-06-26 1993-12-28 Micron Technology, Inc. Output driver circuit comprising a programmable circuit for determining the potential at the output node and the method of implementing the circuit
AU4597393A (en) 1992-07-22 1994-02-14 Allen Testproducts Division, Allen Group Inc. Method and apparatus for combining video images
US5473274A (en) 1992-09-14 1995-12-05 Nec America, Inc. Local clock generator
FR2696061B1 (fr) 1992-09-22 1994-12-02 Rainard Jean Luc Procédé pour retarder temporellement un signal et circuit à retard correspondant.
EP0596657A3 (de) 1992-11-05 1994-12-07 American Telephone & Telegraph Normalisierung der sichtbaren Fortpflanzungsverzögerung.
US5311481A (en) 1992-12-17 1994-05-10 Micron Technology, Inc. Wordline driver circuit having a directly gated pull-down device
JP2792801B2 (ja) 1992-12-28 1998-09-03 三菱電機株式会社 半導体集積回路並びにその設計方法及び製造方法
US5347559A (en) 1992-12-30 1994-09-13 Digital Equipment Corporation Apparatus and method of data transfer between systems using different clocks
US5347177A (en) 1993-01-14 1994-09-13 Lipp Robert J System for interconnecting VLSI circuits with transmission line characteristics
US5544203A (en) * 1993-02-17 1996-08-06 Texas Instruments Incorporated Fine resolution digital delay line with coarse and fine adjustment stages
US5430408A (en) 1993-03-08 1995-07-04 Texas Instruments Incorporated Transmission gate circuit
JP2605576B2 (ja) 1993-04-02 1997-04-30 日本電気株式会社 同期型半導体メモリ
US5488321A (en) 1993-04-07 1996-01-30 Rambus, Inc. Static high speed comparator
US5347179A (en) 1993-04-15 1994-09-13 Micron Semiconductor, Inc. Inverting output driver circuit for reducing electron injection into the substrate
US5304952A (en) * 1993-05-10 1994-04-19 National Semiconductor Corporation Lock sensor circuit and method for phase lock loop circuits
US5337285A (en) 1993-05-21 1994-08-09 Rambus, Inc. Method and apparatus for power control in devices
US5506814A (en) 1993-05-28 1996-04-09 Micron Technology, Inc. Video random access memory device and method implementing independent two WE nibble control
AU6988494A (en) 1993-05-28 1994-12-20 Rambus Inc. Method and apparatus for implementing refresh in a synchronous dram system
US5511024A (en) 1993-06-02 1996-04-23 Rambus, Inc. Dynamic random access memory system
JP2636677B2 (ja) 1993-06-02 1997-07-30 日本電気株式会社 半導体集積回路
US5428311A (en) 1993-06-30 1995-06-27 Sgs-Thomson Microelectronics, Inc. Fuse circuitry to control the propagation delay of an IC
US5557781A (en) 1993-07-15 1996-09-17 Vlsi Technology Inc. Combination asynchronous cache system and automatic clock tuning device and method therefor
US5473639A (en) 1993-07-26 1995-12-05 Hewlett-Packard Company Clock recovery apparatus with means for sensing an out of lock condition
JP2727921B2 (ja) 1993-08-13 1998-03-18 日本電気株式会社 半導体集積回路装置
JP3232351B2 (ja) 1993-10-06 2001-11-26 三菱電機株式会社 デジタル回路装置
US5451898A (en) 1993-11-12 1995-09-19 Rambus, Inc. Bias circuit and differential amplifier having stabilized output swing
JPH07154221A (ja) 1993-11-25 1995-06-16 Nec Corp 遅延回路
JP3547466B2 (ja) 1993-11-29 2004-07-28 株式会社東芝 メモリ装置、シリアル‐パラレルデータ変換回路、メモリ装置にデータを書き込む方法、およびシリアル‐パラレルデータ変換方法
JPH07153286A (ja) 1993-11-30 1995-06-16 Sony Corp 半導体不揮発性記憶装置
US5400283A (en) 1993-12-13 1995-03-21 Micron Semiconductor, Inc. RAM row decode circuitry that utilizes a precharge circuit that is deactivated by a feedback from an activated word line driver
KR0132504B1 (ko) 1993-12-21 1998-10-01 문정환 데이타 출력버퍼
US5579326A (en) 1994-01-31 1996-11-26 Sgs-Thomson Microelectronics, Inc. Method and apparatus for programming signal timing
WO1995022206A1 (en) 1994-02-15 1995-08-17 Rambus, Inc. Delay-locked loop
DE69424523T2 (de) 1994-02-18 2001-01-18 St Microelectronics Srl Inneres Taktsteuerungsverfahren und Schaltung für programmierbare Speichern
US5424672A (en) 1994-02-24 1995-06-13 Micron Semiconductor, Inc. Low current redundancy fuse assembly
US5402389A (en) 1994-03-08 1995-03-28 Motorola, Inc. Synchronous memory having parallel output data paths
US5440514A (en) 1994-03-08 1995-08-08 Motorola Inc. Write control for a memory using a delay locked loop
US5554946A (en) 1994-04-08 1996-09-10 International Business Machines Corporation Timing signal generator
US5557224A (en) 1994-04-15 1996-09-17 International Business Machines Corporation Apparatus and method for generating a phase-controlled clock signal
US5497115A (en) 1994-04-29 1996-03-05 Mosaid Technologies Incorporated Flip-flop circuit having low standby power for driving synchronous dynamic random access memory
JP3553639B2 (ja) 1994-05-12 2004-08-11 アジレント・テクノロジーズ・インク タイミング調整回路
US5457407A (en) 1994-07-06 1995-10-10 Sony Electronics Inc. Binary weighted reference circuit for a variable impedance output buffer
JP3537500B2 (ja) 1994-08-16 2004-06-14 バー−ブラウン・コーポレーション インバータ装置
JP3176228B2 (ja) 1994-08-23 2001-06-11 シャープ株式会社 半導体記憶装置
GB9417266D0 (en) 1994-08-26 1994-10-19 Inmos Ltd Testing a non-volatile memory
US5428317A (en) 1994-09-06 1995-06-27 Motorola, Inc. Phase locked loop with low power feedback path and method of operation
DE69407588T2 (de) 1994-09-21 1998-07-09 Sgs Thomson Microelectronics Programmierbare digitale Verzögerungsschaltungseinheit
JP3013714B2 (ja) 1994-09-28 2000-02-28 日本電気株式会社 半導体記憶装置
JP2771464B2 (ja) 1994-09-29 1998-07-02 日本電気アイシーマイコンシステム株式会社 ディジタルｐｌｌ回路
JPH08123717A (ja) 1994-10-25 1996-05-17 Oki Electric Ind Co Ltd 半導体記憶装置
JPH08139572A (ja) 1994-11-07 1996-05-31 Mitsubishi Electric Corp ラッチ回路
JP3592386B2 (ja) 1994-11-22 2004-11-24 株式会社ルネサステクノロジ 同期型半導体記憶装置
JP3233801B2 (ja) * 1994-12-09 2001-12-04 沖電気工業株式会社 ビット位相同期回路
JP3260048B2 (ja) 1994-12-13 2002-02-25 株式会社東芝 クロック信号発生回路及び半導体装置
US5497127A (en) 1994-12-14 1996-03-05 David Sarnoff Research Center, Inc. Wide frequency range CMOS relaxation oscillator with variable hysteresis
US5577236A (en) 1994-12-30 1996-11-19 International Business Machines Corporation Memory controller for reading data from synchronous RAM
US5489864A (en) 1995-02-24 1996-02-06 Intel Corporation Delay interpolation circuitry
US5544124A (en) 1995-03-13 1996-08-06 Micron Technology, Inc. Optimization circuitry and control for a synchronous memory device with programmable latency period
US5578940A (en) 1995-04-04 1996-11-26 Rambus, Inc. Modular bus with single or double parallel termination
US5621690A (en) 1995-04-28 1997-04-15 Intel Corporation Nonvolatile memory blocking architecture and redundancy
JP3386924B2 (ja) 1995-05-22 2003-03-17 株式会社日立製作所 半導体装置
JPH08315567A (ja) 1995-05-22 1996-11-29 Mitsubishi Electric Corp 半導体記憶装置
GB2301734B (en) 1995-05-31 1999-10-20 Motorola Ltd Communications system and method of operation
US5581197A (en) 1995-05-31 1996-12-03 Hewlett-Packard Co. Method of programming a desired source resistance for a driver stage
US5576645A (en) 1995-06-05 1996-11-19 Hughes Aircraft Company Sample and hold flip-flop for CMOS logic
US5636173A (en) 1995-06-07 1997-06-03 Micron Technology, Inc. Auto-precharge during bank selection
JPH098796A (ja) * 1995-06-16 1997-01-10 Hitachi Ltd データ転送装置
JPH0916282A (ja) 1995-07-04 1997-01-17 Toshiba Corp クロック制御方式
JP3403551B2 (ja) 1995-07-14 2003-05-06 沖電気工業株式会社 クロック分配回路
US5621340A (en) 1995-08-02 1997-04-15 Rambus Inc. Differential comparator for amplifying small swing signals to a full swing output
JP3252666B2 (ja) 1995-08-14 2002-02-04 日本電気株式会社 半導体記憶装置
US5578941A (en) 1995-08-23 1996-11-26 Micron Technology, Inc. Voltage compensating CMOS input buffer circuit
US5657289A (en) 1995-08-30 1997-08-12 Micron Technology, Inc. Expandable data width SAM for a multiport RAM
US5692165A (en) 1995-09-12 1997-11-25 Micron Electronics Inc. Memory controller with low skew control signal
US5666322A (en) 1995-09-21 1997-09-09 Nec Electronics, Inc. Phase-locked loop timing controller in an integrated circuit memory
JP3408030B2 (ja) 1995-09-21 2003-05-19 日本プレシジョン・サーキッツ株式会社 位相比較器
US5652530A (en) 1995-09-29 1997-07-29 Intel Corporation Method and apparatus for reducing clock-data skew by clock shifting
US5767715A (en) 1995-09-29 1998-06-16 Siemens Medical Systems, Inc. Method and apparatus for generating timing pulses accurately skewed relative to clock
SE505090C2 (sv) 1995-10-05 1997-06-23 Ericsson Telefon Ab L M Förfarande och anordning vid generering av en signal
JP3183321B2 (ja) 1995-11-10 2001-07-09 日本電気株式会社 半導体記憶装置
US5898674A (en) 1995-11-14 1999-04-27 Paradyne Corporation System and method for performing non-disruptive diagnostics through a frame relay circuit
US5841707A (en) 1995-11-29 1998-11-24 Texas Instruments Incorporated Apparatus and method for a programmable interval timing generator in a semiconductor memory
US5594690A (en) 1995-12-15 1997-01-14 Unisys Corporation Integrated circuit memory having high speed and low power by selectively coupling compensation components to a pulse generator
US5636174A (en) 1996-01-11 1997-06-03 Cirrus Logic, Inc. Fast cycle time-low latency dynamic random access memories and systems and methods using the same
US5719508A (en) 1996-02-01 1998-02-17 Northern Telecom, Ltd. Loss of lock detector for master timing generator
US5805931A (en) 1996-02-09 1998-09-08 Micron Technology, Inc. Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access memories capable of being configured for a variety of protocols
US5712580A (en) 1996-02-14 1998-01-27 International Business Machines Corporation Linear phase detector for half-speed quadrature clocking architecture
US5627791A (en) 1996-02-16 1997-05-06 Micron Technology, Inc. Multiple bank memory with auto refresh to specified bank
US5668763A (en) 1996-02-26 1997-09-16 Fujitsu Limited Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks
US5812619A (en) 1996-02-28 1998-09-22 Advanced Micro Devices, Inc. Digital phase lock loop and system for digital clock recovery
US5790612A (en) 1996-02-29 1998-08-04 Silicon Graphics, Inc. System and method to reduce jitter in digital delay-locked loops
US5621739A (en) 1996-05-07 1997-04-15 Intel Corporation Method and apparatus for buffer self-test and characterization
JPH09304484A (ja) 1996-05-13 1997-11-28 Nec Corp 半導体記憶装置
US5784422A (en) 1996-08-05 1998-07-21 Transcrypt International, Inc. Apparatus and method for accurate synchronization with inbound data packets at relatively low sampling rates
JPH1069769A (ja) 1996-08-29 1998-03-10 Fujitsu Ltd 半導体集積回路
US5872959A (en) * 1996-09-10 1999-02-16 Lsi Logic Corporation Method and apparatus for parallel high speed data transfer
TW353176B (en) * 1996-09-20 1999-02-21 Hitachi Ltd A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor
US5917760A (en) 1996-09-20 1999-06-29 Sldram, Inc. De-skewing data signals in a memory system
US5964884A (en) 1996-09-30 1999-10-12 Advanced Micro Devices, Inc. Self-timed pulse control circuit
US6038219A (en) 1996-12-31 2000-03-14 Paradyne Corporation User-configurable frame relay network
US5889829A (en) 1997-01-07 1999-03-30 Microchip Technology Incorporated Phase locked loop with improved lock time and stability
US5940608A (en) 1997-02-11 1999-08-17 Micron Technology, Inc. Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
US5920518A (en) 1997-02-11 1999-07-06 Micron Technology, Inc. Synchronous clock generator including delay-locked loop
US5852378A (en) 1997-02-11 1998-12-22 Micron Technology, Inc. Low-skew differential signal converter
US5946244A (en) 1997-03-05 1999-08-31 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US5831929A (en) * 1997-04-04 1998-11-03 Micron Technology, Inc. Memory device with staggered data paths
US6005823A (en) * 1997-06-20 1999-12-21 Micron Technology, Inc. Memory device with pipelined column address path
US5953284A (en) 1997-07-09 1999-09-14 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
US6011732A (en) 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US5926047A (en) 1997-08-29 1999-07-20 Micron Technology, Inc. Synchronous clock generator including a delay-locked loop signal loss detector
US5940609A (en) 1997-08-29 1999-08-17 Micorn Technology, Inc. Synchronous clock generator including a false lock detector
US6101197A (en) 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
US5990719A (en) * 1997-10-07 1999-11-23 Intel Corporation Adaptive filtering scheme for sampling phase relations of clock networks
US6105157A (en) 1998-01-30 2000-08-15 Credence Systems Corporation Salphasic timing calibration system for an integrated circuit tester
US6160423A (en) 1998-03-16 2000-12-12 Jazio, Inc. High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
US6016282A (en) 1998-05-28 2000-01-18 Micron Technology, Inc. Clock vernier adjustment
JP2000048586A (ja) 1998-07-30 2000-02-18 Fujitsu Ltd 不揮発性半導体記憶装置
US6029250A (en) 1998-09-09 2000-02-22 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
JP3913377B2 (ja) 1998-11-04 2007-05-09 富士通株式会社 半導体記憶装置

Also Published As

Publication number Publication date
KR100706563B1 (ko) 2007-04-13
US6430696B1 (en) 2002-08-06
EP1137996B1 (de) 2003-04-09
WO2000033200A1 (en) 2000-06-08
AU1921200A (en) 2000-06-19
JP2002531966A (ja) 2002-09-24
KR20010101095A (ko) 2001-11-14
EP1137996A1 (de) 2001-10-04
DE69906793T2 (de) 2004-03-18

Similar Documents

Publication Publication Date Title
DE69906793D1 (de) Verfahren und anordnung für hochgeschwindigkeitsdatenerfassung mit korrektur der bit-zu-bit-zeitgebung und speicheranordnung unter verwendung derselben
DE69943314D1 (de) Sphingolipid-derivate und verfahren zu deren verwendung
DE69839362D1 (de) Hochgeschwindigkeits-Datenerfassungssystem mit Mikrostreifen-Gaskammer und Verfahren zum Messen von Proben unter Verwendung des Systems
DE69104721T2 (de) Verfahren und anordnung für datensynchronisierung.
DE69938755D1 (de) Verfahren und Anordnung zum Vergleichen von einkommenden Daten mit aufgezeichneten Daten
DE69824594D1 (de) Färbemittel für keratinische faser und verfahren zum färben unter verwendung dieser zusammensetzung
DE69717409D1 (de) Verfahren, anordnung und aufzeichnungsmedium zur befehlseingabe
DE60032469D1 (de) Verfahren und anordnung für zuverlässige übertragung von datenpaketen
DE69904083T2 (de) Anordnung und verfahren zum etikettieren und ungültig-erklären von spekulativ ausgeführten befehlen
ATE432600T1 (de) Verfahren und anordnung zur hochgeschwindigkeitsübertragung von datenpaketen
DE69903155T2 (de) Hochgeschwindigkeit- speicherprüfungssystem mit zwischenlagerungspuffer und testmethode
DE69804704T2 (de) Schaltungsanordnung und Verfahren zum Takten einer integrierten Schaltung mit hoher Genauigkeit und niedrigem Leistungsverbrauch
DE69922592D1 (de) Verfahren zum Effektivwertmessen von Signalen mit breitem dynamischen Bereich
DE69722432D1 (de) Verfahren zum kommunizieren mit kontaktlosen datenträgern und kontaktlose datenträger dafür
DE59914577D1 (de) Verfahren und anordnung zur kompensation von phasenverzögerungen
DE69622094T2 (de) Anordnung zum Nachrichtenaustausch zwischen zwei Rechnern und Verfahren zur Befehlsausführung unter Verwendung der Anordnung
DE60018887D1 (de) Element zum Feuchtigkeitsaustausch und Verfahren zu seiner Herstellung
DE69916607D1 (de) Gleitmittel enthaltende bohrspülung und verfahren zum einstellen der gleitwirkung einer bohrspülung , verwendung in flüssigkeiten mit hohen ph werten
DE69935284D1 (de) Lochbohrlehre für brillenglas und verfahren zum bohren von brillenglass
DE59708122D1 (de) Anordnung und Verfahren zur Verbesserung der Datensicherheit mittels Ringpuffer
DE69815478D1 (de) Substrat zur Verwendung in einem Tintenstrahlaufzeichungskopf, Verfahren zur Herstellung dieses Substrats, Tintenstrahlaufzeichnungskopf und Tintenstrahlaufzeichnungsgerät
DE69804155T2 (de) Serienaufzeichnungsgerät und Kompensationsverfahren für defekte punktbildende Elemente
DE59905906D1 (de) Elastisch verformbares Bauteil und Verfahren zu seiner Herstellung
DE59901571D1 (de) Verfahren zur kompensation von temperaturbedingten massabweichungen in der maschinengeometrie
DE69933028D1 (de) Verfahren und anordnung zum wählen von versorgungsspannung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition