DE69838852D1 - Verfahren und vorrichtung zur kopplung von signalen zwischen zwei schaltungen, in verschiedenen taktbereichen arbeitend - Google Patents
Verfahren und vorrichtung zur kopplung von signalen zwischen zwei schaltungen, in verschiedenen taktbereichen arbeitendInfo
- Publication number
- DE69838852D1 DE69838852D1 DE69838852T DE69838852T DE69838852D1 DE 69838852 D1 DE69838852 D1 DE 69838852D1 DE 69838852 T DE69838852 T DE 69838852T DE 69838852 T DE69838852 T DE 69838852T DE 69838852 D1 DE69838852 D1 DE 69838852D1
- Authority
- DE
- Germany
- Prior art keywords
- signal
- circuit
- coupling
- gates
- output signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
- H04L7/0012—Synchronisation information channels, e.g. clock distribution lines by comparing receiver clock with transmitter clock
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/948,712 US6000022A (en) | 1997-10-10 | 1997-10-10 | Method and apparatus for coupling signals between two circuits operating in different clock domains |
US948712 | 1997-10-10 | ||
PCT/US1998/021582 WO1999019786A1 (en) | 1997-10-10 | 1998-10-13 | Method and apparatus for coupling signals between two circuits operating in different clock domains |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69838852D1 true DE69838852D1 (de) | 2008-01-24 |
DE69838852T2 DE69838852T2 (de) | 2008-12-11 |
Family
ID=25488173
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69838852T Expired - Lifetime DE69838852T2 (de) | 1997-10-10 | 1998-10-13 | Verfahren und vorrichtung zur kopplung von signalen zwischen zwei schaltungen, in verschiedenen taktbereichen arbeitend |
Country Status (6)
Country | Link |
---|---|
US (2) | US6000022A (de) |
EP (1) | EP1040404B1 (de) |
AT (1) | ATE381051T1 (de) |
AU (1) | AU1082099A (de) |
DE (1) | DE69838852T2 (de) |
WO (1) | WO1999019786A1 (de) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6434684B1 (en) | 1998-09-03 | 2002-08-13 | Micron Technology, Inc. | Method and apparatus for coupling signals across different clock domains, and memory device and computer system using same |
US6128359A (en) * | 1998-10-27 | 2000-10-03 | Intel Corporation | Phase difference magnifier |
US6128749A (en) * | 1998-11-03 | 2000-10-03 | Intel Corporation | Cross-clock domain data transfer method and apparatus |
JP4091195B2 (ja) * | 1999-02-08 | 2008-05-28 | 富士通株式会社 | インタフェース制御装置及びインタフェース制御方法 |
US6393502B1 (en) * | 1999-08-31 | 2002-05-21 | Advanced Micro Devices, Inc. | System and method for initiating a serial data transfer between two clock domains |
US6643787B1 (en) | 1999-10-19 | 2003-11-04 | Rambus Inc. | Bus system optimization |
US6321282B1 (en) | 1999-10-19 | 2001-11-20 | Rambus Inc. | Apparatus and method for topography dependent signaling |
US7051130B1 (en) | 1999-10-19 | 2006-05-23 | Rambus Inc. | Integrated circuit device that stores a value representative of a drive strength setting |
US6646953B1 (en) | 2000-07-06 | 2003-11-11 | Rambus Inc. | Single-clock, strobeless signaling system |
US7027447B2 (en) * | 2000-02-29 | 2006-04-11 | Texas Instruments Incorporated | Communications interface between clock domains with minimal latency |
US7333516B1 (en) * | 2000-07-20 | 2008-02-19 | Silicon Graphics, Inc. | Interface for synchronous data transfer between domains clocked at different frequencies |
US6333893B1 (en) | 2000-08-21 | 2001-12-25 | Micron Technology, Inc. | Method and apparatus for crossing clock domain boundaries |
US7079775B2 (en) | 2001-02-05 | 2006-07-18 | Finisar Corporation | Integrated memory mapped controller circuit for fiber optics transceiver |
US7058799B2 (en) * | 2001-06-19 | 2006-06-06 | Micron Technology, Inc. | Apparatus and method for clock domain crossing with integrated decode |
US6661554B2 (en) * | 2001-08-23 | 2003-12-09 | Cyoptics (Israel) Ltd. | Biasing of an electro-optical component |
US6920540B2 (en) | 2001-10-22 | 2005-07-19 | Rambus Inc. | Timing calibration apparatus and method for a memory device signaling system |
US6959398B2 (en) * | 2001-12-31 | 2005-10-25 | Hewlett-Packard Development Company, L.P. | Universal asynchronous boundary module |
US6983354B2 (en) | 2002-05-24 | 2006-01-03 | Micron Technology, Inc. | Memory device sequencer and method supporting multiple memory device clock speeds |
DE10255685B3 (de) * | 2002-11-28 | 2004-07-29 | Infineon Technologies Ag | Taktsynchronisationsschaltung |
US7310396B1 (en) | 2003-03-28 | 2007-12-18 | Xilinx, Inc. | Asynchronous FIFO buffer for synchronizing data transfers between clock domains |
US7107393B1 (en) | 2003-03-28 | 2006-09-12 | Xilinx, Inc. | Systems and method for transferring data asynchronously between clock domains |
US7272672B1 (en) | 2003-04-01 | 2007-09-18 | Extreme Networks, Inc. | High speed bus with flow control and extended burst enhancements between sender and receiver wherein counter is maintained at sender for free buffer space available |
US7366935B1 (en) * | 2003-04-01 | 2008-04-29 | Extreme Networks, Inc. | High speed bus with alignment, re-timing and buffer underflow/overflow detection enhancements |
US6987404B2 (en) * | 2003-10-10 | 2006-01-17 | Via Technologies, Inc. | Synchronizer apparatus for synchronizing data from one clock domain to another clock domain |
US20050259692A1 (en) * | 2004-05-19 | 2005-11-24 | Zerbe Jared L | Crosstalk minimization in serial link systems |
US7526704B2 (en) * | 2005-08-23 | 2009-04-28 | Micron Technology, Inc. | Testing system and method allowing adjustment of signal transmit timing |
US8001409B2 (en) * | 2007-05-18 | 2011-08-16 | Globalfoundries Inc. | Synchronization device and methods thereof |
US7882385B2 (en) * | 2007-12-05 | 2011-02-01 | International Business Machines Corporation | Reducing inefficiencies of multi-clock-domain interfaces using a modified latch bank |
DE102008004857B4 (de) * | 2008-01-17 | 2013-08-22 | Entropic Communications, Inc. | Verfahren zur Übertragung von Daten zwischen wenigstens zwei Taktdomänen |
KR100942978B1 (ko) * | 2008-07-10 | 2010-02-17 | 주식회사 하이닉스반도체 | 반도체 메모리 소자 |
US8332661B2 (en) * | 2008-09-11 | 2012-12-11 | Mostovych Andrew N | Method and apparatus for prevention of tampering, unauthorized use, and unauthorized extraction of information from microdevices |
TW201044791A (en) * | 2009-04-24 | 2010-12-16 | Integrated Device Tech | Clock, frequency reference, and other reference signal generator with frequency stability over temperature variation |
US8397195B2 (en) * | 2010-01-22 | 2013-03-12 | Synopsys, Inc. | Method and system for packet switch based logic replication |
US8638792B2 (en) | 2010-01-22 | 2014-01-28 | Synopsys, Inc. | Packet switch based logic replication |
US9438256B2 (en) | 2014-06-03 | 2016-09-06 | Apple Inc. | Slow to fast clock synchronization |
US9607674B1 (en) * | 2016-01-06 | 2017-03-28 | Qualcomm Incorporated | Pulse latch reset tracking at high differential voltage |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4873703A (en) | 1985-09-27 | 1989-10-10 | Hewlett-Packard Company | Synchronizing system |
US5086500A (en) | 1987-08-07 | 1992-02-04 | Tektronix, Inc. | Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits |
US5179667A (en) | 1988-09-14 | 1993-01-12 | Silicon Graphics, Inc. | Synchronized DRAM control apparatus using two different clock rates |
GB9024084D0 (en) * | 1990-11-06 | 1990-12-19 | Int Computers Ltd | First-in-first-out buffer |
US5455935A (en) | 1991-05-31 | 1995-10-03 | Tandem Computers Incorporated | Clock synchronization system |
US5256912A (en) * | 1991-12-19 | 1993-10-26 | Sun Microsystems, Inc. | Synchronizer apparatus for system having at least two clock domains |
US5285483A (en) | 1992-04-07 | 1994-02-08 | Seiko Epson Corporation | Phase synchronization circuit |
US5448715A (en) | 1992-07-29 | 1995-09-05 | Hewlett-Packard Company | Dual clock domain interface between CPU and memory bus |
US5867695A (en) | 1992-10-16 | 1999-02-02 | International Business Machines Corp. | Method and system for reduced metastability between devices which communicate and operate at different clock frequencies |
US6112307A (en) | 1993-12-30 | 2000-08-29 | Intel Corporation | Method and apparatus for translating signals between clock domains of different frequencies |
US5509038A (en) | 1994-04-06 | 1996-04-16 | Hal Computer Systems, Inc. | Multi-path data synchronizer system and method |
US5548620A (en) * | 1994-04-20 | 1996-08-20 | Sun Microsystems, Inc. | Zero latency synchronized method and apparatus for system having at least two clock domains |
JPH08180678A (ja) | 1994-12-27 | 1996-07-12 | Hitachi Ltd | ダイナミック型ram |
WO1997006491A1 (en) * | 1995-08-10 | 1997-02-20 | International Business Machines Corporation | Synchronizing logic avoiding metastability |
US5781765A (en) | 1995-11-03 | 1998-07-14 | Motorola, Inc. | System for data synchronization between two devices using four time domains |
US5905766A (en) * | 1996-03-29 | 1999-05-18 | Fore Systems, Inc. | Synchronizer, method and system for transferring data |
US5692166A (en) | 1996-04-19 | 1997-11-25 | Motorola, Inc. | Method and system for resynchronizing a phase-shifted received data stream with a master clock |
US5884099A (en) * | 1996-05-31 | 1999-03-16 | Sun Microsystems, Inc. | Control circuit for a buffer memory to transfer data between systems operating at different speeds |
JP3979690B2 (ja) | 1996-12-27 | 2007-09-19 | 富士通株式会社 | 半導体記憶装置システム及び半導体記憶装置 |
GB2321351B (en) * | 1997-01-17 | 1999-03-10 | Paul Flood | System and method for data transfer across multiple clock domains |
US5796995A (en) | 1997-02-28 | 1998-08-18 | Texas Instruments Incorporated | Circuit and method for translating signals between clock domains in a microprocessor |
JP3970974B2 (ja) | 1997-03-28 | 2007-09-05 | 富士通株式会社 | デジタル信号の位相比較方法、位相比較器、pll回路、データ復調回路、及び、データ読み出し装置 |
JP4040140B2 (ja) | 1997-05-14 | 2008-01-30 | 富士通株式会社 | 半導体装置及びそのアクセスタイム調整方法 |
US5828870A (en) | 1997-06-30 | 1998-10-27 | Adaptec, Inc. | Method and apparatus for controlling clock skew in an integrated circuit |
US5953284A (en) | 1997-07-09 | 1999-09-14 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same |
US6003118A (en) | 1997-12-16 | 1999-12-14 | Acer Laboratories Inc. | Method and apparatus for synchronizing clock distribution of a data processing system |
JPH11203864A (ja) | 1998-01-14 | 1999-07-30 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
US6097775A (en) | 1998-02-17 | 2000-08-01 | Lsi Logic Corporation | Method and apparatus for synchronously transferring signals between clock domains |
US6029252A (en) | 1998-04-17 | 2000-02-22 | Micron Technology, Inc. | Method and apparatus for generating multi-phase clock signals, and circuitry, memory devices, and computer systems using same |
US6081904A (en) | 1998-04-30 | 2000-06-27 | International Business Machines Corporation | Method for insuring data integrity during transfers |
US6087867A (en) * | 1998-05-29 | 2000-07-11 | Lsi Logic Corporation | Transaction control circuit for synchronizing transactions across asynchronous clock domains |
US6172540B1 (en) * | 1999-08-16 | 2001-01-09 | Intel Corporation | Apparatus for fast logic transfer of data across asynchronous clock domains |
-
1997
- 1997-10-10 US US08/948,712 patent/US6000022A/en not_active Expired - Lifetime
-
1998
- 1998-10-13 WO PCT/US1998/021582 patent/WO1999019786A1/en active IP Right Grant
- 1998-10-13 DE DE69838852T patent/DE69838852T2/de not_active Expired - Lifetime
- 1998-10-13 AT AT98953444T patent/ATE381051T1/de not_active IP Right Cessation
- 1998-10-13 EP EP98953444A patent/EP1040404B1/de not_active Expired - Lifetime
- 1998-10-13 AU AU10820/99A patent/AU1082099A/en not_active Abandoned
-
1999
- 1999-11-22 US US09/447,075 patent/US6366991B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
ATE381051T1 (de) | 2007-12-15 |
WO1999019786A1 (en) | 1999-04-22 |
US6366991B1 (en) | 2002-04-02 |
AU1082099A (en) | 1999-05-03 |
EP1040404B1 (de) | 2007-12-12 |
US6000022A (en) | 1999-12-07 |
DE69838852T2 (de) | 2008-12-11 |
EP1040404A1 (de) | 2000-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69838852D1 (de) | Verfahren und vorrichtung zur kopplung von signalen zwischen zwei schaltungen, in verschiedenen taktbereichen arbeitend | |
US5880608A (en) | Pulsed domino latches | |
US4645947A (en) | Clock driver circuit | |
DE60134835D1 (de) | Verfahren und Schaltungsanordung zur Datenübertragung zwischen pseudo-synchronisierten Kanälen | |
TW200520387A (en) | Programmable low-power high-frequency divider | |
US6489825B1 (en) | High speed, low power, minimal area double edge triggered flip flop | |
DE69531597D1 (de) | Testmethode und flipflop mit mutter- und tochtereinheit umfassender elektronischer schaltkreis | |
KR870009387A (ko) | 반도체 대규모 집적회로 | |
KR920001523A (ko) | 검출 회로를 포함하는 반도체 집적회로 | |
KR910007266A (ko) | 클럭 및 제어 신호 발생 회로 | |
KR960026760A (ko) | 펄스 신호 정형회로 | |
WO2001086397A3 (en) | Apparatus for a radiation hardened clock splitter | |
KR970705760A (ko) | 클럭 신호의 논리적인 결합에 의한 전자회로 테스팅 방법, 및 이러한 테스팅용 장치를 구비한 전자회로(A method for testing an electronic circuit by logically combining clock signals, and an electronic circuit provided with facilities for such testing) | |
DE60136131D1 (de) | Logische Schaltungsvorrichtung zum Erzeugen eines Zufallssignals | |
ATE274705T1 (de) | Automatische abtastprüfung von komplexen integrierten schaltungen | |
KR930006657B1 (ko) | 엣지 검출 기능을 갖는 펄스 발생회로 | |
SU900458A1 (ru) | Регистр | |
KR910001928A (ko) | 집적 반도체 회로의 식별을 위한 회로 | |
SU1432724A2 (ru) | Фазовый дискриминатор | |
SU599227A1 (ru) | Устройство дл вычитани частот двух независимых сигналов | |
DE59912320D1 (de) | Schaltung zur Erzeugung eines Ausgangssignals in Abhängigkeit von zwei Eingangssignalen | |
KR960006272A (ko) | 주/종속 플립-플롭 | |
ATE480046T1 (de) | Schaltung zur erzeugung eines invertierten digitalen signals mit minimaler zeitverzögerung zwischen originalsignal und dem invertierten signal | |
JPH0323710A (ja) | 遅延回路 | |
JPS594316A (ja) | デ−タラツチ回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |