DE60034788D1 - Verfahren und schaltung zur zeitlichen anpassung der steuersignale in einem speicherbaustein - Google Patents

Verfahren und schaltung zur zeitlichen anpassung der steuersignale in einem speicherbaustein

Info

Publication number
DE60034788D1
DE60034788D1 DE60034788T DE60034788T DE60034788D1 DE 60034788 D1 DE60034788 D1 DE 60034788D1 DE 60034788 T DE60034788 T DE 60034788T DE 60034788 T DE60034788 T DE 60034788T DE 60034788 D1 DE60034788 D1 DE 60034788D1
Authority
DE
Germany
Prior art keywords
signal
control signal
time
speed
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60034788T
Other languages
English (en)
Other versions
DE60034788T2 (de
Inventor
Dean Gans
John R Wilford
Joseph T Pawlowski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of DE60034788D1 publication Critical patent/DE60034788D1/de
Publication of DE60034788T2 publication Critical patent/DE60034788T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
DE60034788T 1999-07-23 2000-07-20 Verfahren und schaltung zur zeitlichen anpassung der steuersignale in einem speicherbaustein Expired - Lifetime DE60034788T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US361025 1999-07-23
US09/361,025 US6111812A (en) 1999-07-23 1999-07-23 Method and apparatus for adjusting control signal timing in a memory device
PCT/US2000/019992 WO2001008160A1 (en) 1999-07-23 2000-07-20 Method and apparatus for adjusting control signal timing in a memory device

Publications (2)

Publication Number Publication Date
DE60034788D1 true DE60034788D1 (de) 2007-06-21
DE60034788T2 DE60034788T2 (de) 2008-01-17

Family

ID=23420345

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60034788T Expired - Lifetime DE60034788T2 (de) 1999-07-23 2000-07-20 Verfahren und schaltung zur zeitlichen anpassung der steuersignale in einem speicherbaustein

Country Status (7)

Country Link
US (2) US6111812A (de)
EP (1) EP1200964B1 (de)
KR (1) KR100680330B1 (de)
AT (1) ATE362177T1 (de)
AU (1) AU6365500A (de)
DE (1) DE60034788T2 (de)
WO (1) WO2001008160A1 (de)

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19830472B4 (de) * 1998-07-08 2013-06-27 Robert Bosch Gmbh Externe Komponente für ein Mikroprozessorsystem und Betriebsverfahren
JP3789247B2 (ja) * 1999-02-26 2006-06-21 Ｎｅｃエレクトロニクス株式会社 クロック周期検知回路
JP4323009B2 (ja) * 1999-06-25 2009-09-02 富士通マイクロエレクトロニクス株式会社 半導体装置
US6111812A (en) * 1999-07-23 2000-08-29 Micron Technology, Inc. Method and apparatus for adjusting control signal timing in a memory device
JP3345882B2 (ja) * 1999-09-08 2002-11-18 日本電気株式会社 半導体装置および半導体記憶装置
US6317381B1 (en) * 1999-12-07 2001-11-13 Micron Technology, Inc. Method and system for adaptively adjusting control signal timing in a memory device
KR100355229B1 (ko) * 2000-01-28 2002-10-11 삼성전자 주식회사 카스 명령의 동작 지연 기능을 구비한 반도체 메모리 장치및 이에 적용되는 버퍼와 신호전송 회로
JP3757757B2 (ja) * 2000-05-18 2006-03-22 株式会社日立製作所 リード優先メモリシステム
US6337830B1 (en) * 2000-08-31 2002-01-08 Mosel Vitelic, Inc. Integrated clocking latency and multiplexer control technique for double data rate (DDR) synchronous dynamic random access memory (SDRAM) device data paths
US6535038B2 (en) 2001-03-09 2003-03-18 Micron Technology, Inc. Reduced jitter clock generator circuit and method for applying properly phased clock signals to clocked devices
US6570813B2 (en) 2001-05-25 2003-05-27 Micron Technology, Inc. Synchronous mirror delay with reduced delay line taps
JP4076762B2 (ja) * 2001-11-29 2008-04-16 東京エレクトロン株式会社 半導体ウエハ処理装置
CA2364421A1 (en) * 2001-12-05 2003-06-05 Ecole De Technologie Superieure Integrated circuit testing system and method
US6944040B1 (en) 2001-12-28 2005-09-13 Netlogic Microsystems, Inc. Programmable delay circuit within a content addressable memory
US6650575B1 (en) * 2001-12-28 2003-11-18 Netlogic Microsystems, Inc. Programmable delay circuit within a content addressable memory
US6529442B1 (en) 2002-01-08 2003-03-04 Intel Corporation Memory controller with AC power reduction through non-return-to-idle of address and control signals
US6687172B2 (en) 2002-04-05 2004-02-03 Intel Corporation Individual memory page activity timing method and system
US6842831B2 (en) 2002-04-25 2005-01-11 Intel Corporation Low latency buffer control system and method
US6812746B2 (en) * 2002-11-12 2004-11-02 Micron Technology, Inc. Method and apparatus for amplifying a regulated differential signal to a higher voltage
KR20050022798A (ko) * 2003-08-30 2005-03-08 주식회사 이즈텍 유전자 어휘 분류체계를 이용하여 바이오 칩을 분석하기위한 시스템 및 그 방법
US7299329B2 (en) 2004-01-29 2007-11-20 Micron Technology, Inc. Dual edge command in DRAM
DE102004015868A1 (de) * 2004-03-31 2005-10-27 Micron Technology, Inc. Rekonstruktion der Signalzeitgebung in integrierten Schaltungen
KR100840441B1 (ko) * 2004-03-31 2008-06-20 마이크론 테크놀로지, 인크. 집적 회로들에서의 신호 타이밍의 재구성
US7084686B2 (en) * 2004-05-25 2006-08-01 Micron Technology, Inc. System and method for open-loop synthesis of output clock signals having a selected phase relative to an input clock signal
US7078951B2 (en) * 2004-08-27 2006-07-18 Micron Technology, Inc. System and method for reduced power open-loop synthesis of output clock signals having a selected phase relative to an input clock signal
JP2006120186A (ja) * 2004-10-19 2006-05-11 Hitachi Ltd 半導体集積回路およびそれを用いた画像処理システム
KR100605512B1 (ko) * 2005-02-14 2006-07-28 삼성전자주식회사 반도체 메모리 장치 및 이를 구비한 메모리 시스템
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US7590796B2 (en) * 2006-07-31 2009-09-15 Metaram, Inc. System and method for power management in memory systems
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
GB2444663B (en) 2005-09-02 2011-12-07 Metaram Inc Methods and apparatus of stacking drams
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
KR20080079051A (ko) * 2007-02-26 2008-08-29 삼성전자주식회사 반도체 메모리 장치의 동작 속도 측정회로 및 이측정회로를 구비하는 반도체 메모리 장치
US7944904B2 (en) * 2007-04-25 2011-05-17 Texas Instruments Incorporated Systems and methods for managing timing functions in multiple timing protocols
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
KR101510777B1 (ko) * 2009-03-20 2015-04-10 삼성전자주식회사 주파수 측정 회로 및 이를 구비하는 반도체 장치
EP2441007A1 (de) 2009-06-09 2012-04-18 Google, Inc. Programmierung von dimm-abschlusswiderstandswerten
WO2012082274A2 (en) 2010-11-19 2012-06-21 Rambus Inc. Timing-drift calibration
US8817557B2 (en) * 2012-06-12 2014-08-26 SK Hynix Inc. Semiconductor memory device and an operation method thereof
US11164620B1 (en) * 2020-06-03 2021-11-02 Micron Technology, Inc. Timing signal calibration for access operation of a memory device
CN116580743B (zh) * 2023-04-26 2024-01-23 珠海妙存科技有限公司 一种内存读采样电路及其延时调节方法及读采样装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2207626A6 (de) * 1972-10-25 1974-06-14 Ibm France
US4583211A (en) * 1982-06-15 1986-04-15 Tokyo Shibaura Denki Kabushiki Kaisha Frequency detecting circuit for digital information reproducing system
GB2241620B (en) * 1990-02-13 1994-11-30 Matsushita Electric Ind Co Ltd A pulse signal delay device
FR2723805B1 (fr) * 1994-08-18 1996-10-25 Matra Mhs Detecteur de transition d'un signal logique engendrant une impulsion de duree calibree.
JPH08123717A (ja) * 1994-10-25 1996-05-17 Oki Electric Ind Co Ltd 半導体記憶装置
US5493538A (en) * 1994-11-14 1996-02-20 Texas Instruments Incorporated Minimum pulse width address transition detection circuit
US5841707A (en) * 1995-11-29 1998-11-24 Texas Instruments Incorporated Apparatus and method for a programmable interval timing generator in a semiconductor memory
JP3410922B2 (ja) * 1996-04-23 2003-05-26 株式会社東芝 クロック制御回路
JP3893167B2 (ja) * 1996-04-26 2007-03-14 株式会社ルネサステクノロジ 同期型半導体記憶装置
JPH09304484A (ja) * 1996-05-13 1997-11-28 Nec Corp 半導体記憶装置
JP3375504B2 (ja) * 1996-12-17 2003-02-10 富士通株式会社 パルス発生回路および半導体記憶装置
US6011749A (en) * 1998-03-27 2000-01-04 Motorola, Inc. Integrated circuit having output timing control circuit and method thereof
US6111812A (en) * 1999-07-23 2000-08-29 Micron Technology, Inc. Method and apparatus for adjusting control signal timing in a memory device

Also Published As

Publication number Publication date
ATE362177T1 (de) 2007-06-15
EP1200964B1 (de) 2007-05-09
KR100680330B1 (ko) 2007-02-09
EP1200964A1 (de) 2002-05-02
DE60034788T2 (de) 2008-01-17
US6304511B1 (en) 2001-10-16
US6111812A (en) 2000-08-29
EP1200964A4 (de) 2004-08-25
KR20020029431A (ko) 2002-04-18
AU6365500A (en) 2001-02-13
WO2001008160A1 (en) 2001-02-01

Similar Documents

Publication Publication Date Title
DE60034788D1 (de) Verfahren und schaltung zur zeitlichen anpassung der steuersignale in einem speicherbaustein
ATE218712T1 (de) Verfahren und vorrichtung zur erzeugung einer programmierbaren verzögerung
KR880014475A (ko) 반도체 집적회로장치
EP0909031A3 (de) Synchrone Verzögerungsschaltung
EP0759664A3 (de) Multiplexer und Demultiplexer
ATE297019T1 (de) Kalibrierung von einseitig abgeschlossenen kanälen zur erzielung differentielles signal- niveau
DE602006015082D1 (de) Ic-testverfahren und vorrichtung
TW346540B (en) Test method of integrated circuit devices by using a dual edge clock technique
KR880009381A (ko) 반도체 집적회로장치
KR900002553A (ko) 위상 검출회로
ATE361474T1 (de) Testen von elektronischen schaltungen
TW200631025A (en) Method and system for timing measurement of embedded macro module
ATE224242T1 (de) Schaltung und vorrichtung zur karakterisierung der leistungskennwerte von integrierten schaltungen
KR950015061A (ko) 동기식 이진 카운터
DE69522663T2 (de) Bypass-regelung für abtastprüfung mit selbsttätiger rückstellung
DE69430344D1 (de) Synchronizierungsvorrichtung asynchroner Schaltungen für Überprüfungsoperationen
ATE352914T1 (de) Verfahren und kompensationsmodul zur phasenkompensation von taktsignalen
JPS57118184A (en) Time measuring device
ATE287542T1 (de) Vorrichtung zur frequenzmessung
US20050034038A1 (en) Scan capture frequency modulator
SU725048A1 (ru) Устройство дл измерени динамических параметров микросхем
JPS5465582A (en) Judgement circuit of chattering time
SU900458A1 (ru) Регистр
SU583438A1 (ru) Ячейка однородной трассирующей среды
JPS5752949A (en) Debugging equipment for logical operation circuit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition