JPS5687282A
(en)
*
|
1979-12-14 |
1981-07-15 |
Nec Corp |
Data processor
|
JPS58147879A
(ja)
*
|
1982-02-26 |
1983-09-02 |
Toshiba Corp |
キヤツシユメモリ制御方式
|
JPS5994289A
(ja)
*
|
1982-11-22 |
1984-05-30 |
Hitachi Ltd |
記憶制御方式
|
US4731739A
(en)
*
|
1983-08-29 |
1988-03-15 |
Amdahl Corporation |
Eviction control apparatus
|
JPH065541B2
(ja)
*
|
1983-12-30 |
1994-01-19 |
株式会社日立製作所 |
論理回路の自動設計方法
|
US4747043A
(en)
*
|
1984-02-10 |
1988-05-24 |
Prime Computer, Inc. |
Multiprocessor cache coherence system
|
EP0170525B1
(de)
*
|
1984-07-31 |
1997-10-01 |
Texas Instruments Incorporated |
Entwurf einer Cache-Hierarchie zur Anwendung in einer Speicherverwaltungseinheit
|
US4985829A
(en)
*
|
1984-07-31 |
1991-01-15 |
Texas Instruments Incorporated |
Cache hierarchy design for use in a memory management unit
|
US4747044A
(en)
*
|
1984-08-23 |
1988-05-24 |
Ncr Corporation |
Direct execution of software on microprogrammable hardware
|
US4648033A
(en)
*
|
1984-09-07 |
1987-03-03 |
International Business Machines Corporation |
Look-aside buffer LRU marker controller
|
US4991081A
(en)
*
|
1984-10-31 |
1991-02-05 |
Texas Instruments Incorporated |
Cache memory addressable by both physical and virtual addresses
|
US4774654A
(en)
*
|
1984-12-24 |
1988-09-27 |
International Business Machines Corporation |
Apparatus and method for prefetching subblocks from a low speed memory to a high speed memory of a memory hierarchy depending upon state of replacing bit in the low speed memory
|
US4933835A
(en)
*
|
1985-02-22 |
1990-06-12 |
Intergraph Corporation |
Apparatus for maintaining consistency of a cache memory with a primary memory
|
US4899275A
(en)
*
|
1985-02-22 |
1990-02-06 |
Intergraph Corporation |
Cache-MMU system
|
US5255384A
(en)
*
|
1985-02-22 |
1993-10-19 |
Intergraph Corporation |
Memory address translation system having modifiable and non-modifiable translation mechanisms
|
US4860192A
(en)
*
|
1985-02-22 |
1989-08-22 |
Intergraph Corporation |
Quadword boundary cache system
|
US4884197A
(en)
*
|
1985-02-22 |
1989-11-28 |
Intergraph Corporation |
Method and apparatus for addressing a cache memory
|
US4737909A
(en)
*
|
1985-04-01 |
1988-04-12 |
National Semiconductor Corp. |
Cache memory address apparatus
|
US4755930A
(en)
*
|
1985-06-27 |
1988-07-05 |
Encore Computer Corporation |
Hierarchical cache memory system and method
|
US5029072A
(en)
*
|
1985-12-23 |
1991-07-02 |
Motorola, Inc. |
Lock warning mechanism for a cache
|
US4797814A
(en)
|
1986-05-01 |
1989-01-10 |
International Business Machines Corporation |
Variable address mode cache
|
US5237671A
(en)
*
|
1986-05-02 |
1993-08-17 |
Silicon Graphics, Inc. |
Translation lookaside buffer shutdown scheme
|
US4757447A
(en)
*
|
1986-07-28 |
1988-07-12 |
Amdahl Corporation |
Virtual memory system having identity marking for common address space
|
US4814981A
(en)
*
|
1986-09-18 |
1989-03-21 |
Digital Equipment Corporation |
Cache invalidate protocol for digital data processing system
|
US5091846A
(en)
*
|
1986-10-03 |
1992-02-25 |
Intergraph Corporation |
Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
|
US5095424A
(en)
*
|
1986-10-17 |
1992-03-10 |
Amdahl Corporation |
Computer system architecture implementing split instruction and operand cache line-pair-state management
|
US4926317A
(en)
*
|
1987-07-24 |
1990-05-15 |
Convex Computer Corporation |
Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses
|
JP2965987B2
(ja)
*
|
1988-02-22 |
1999-10-18 |
株式会社日立製作所 |
データ処理システム
|
US4939641A
(en)
*
|
1988-06-30 |
1990-07-03 |
Wang Laboratories, Inc. |
Multi-processor system with cache memories
|
US5097409A
(en)
*
|
1988-06-30 |
1992-03-17 |
Wang Laboratories, Inc. |
Multi-processor system with cache memories
|
JPH0228738A
(ja)
*
|
1988-07-18 |
1990-01-30 |
Nippon Telegr & Teleph Corp <Ntt> |
多階層キャッシュメモリのブロック置換え方法
|
US5317716A
(en)
*
|
1988-08-16 |
1994-05-31 |
International Business Machines Corporation |
Multiple caches using state information indicating if cache line was previously modified and type of access rights granted to assign access rights to cache line
|
US6092153A
(en)
*
|
1988-11-14 |
2000-07-18 |
Lass; Stanley Edwin |
Subsettable top level cache
|
US5159677A
(en)
*
|
1988-11-21 |
1992-10-27 |
International Business Machines Corp. |
Method and system for storing data in and retrieving data from a non-main storage virtual data space
|
US5202972A
(en)
*
|
1988-12-29 |
1993-04-13 |
International Business Machines Corporation |
Store buffer apparatus in a multiprocessor system
|
US6038641A
(en)
*
|
1988-12-30 |
2000-03-14 |
Packard Bell Nec |
Two stage cache memory system and method
|
US5060136A
(en)
*
|
1989-01-06 |
1991-10-22 |
International Business Machines Corp. |
Four-way associative cache with dlat and separately addressable arrays used for updating certain bits without reading them out first
|
US5287484A
(en)
*
|
1989-06-21 |
1994-02-15 |
Hitachi, Ltd. |
Multi-processor system for invalidating hierarchical cache
|
US5150472A
(en)
*
|
1989-10-20 |
1992-09-22 |
International Business Machines Corp. |
Cache management method and apparatus for shared, sequentially-accessed, data
|
JP2833062B2
(ja)
*
|
1989-10-30 |
1998-12-09 |
株式会社日立製作所 |
キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
|
US5307477A
(en)
*
|
1989-12-01 |
1994-04-26 |
Mips Computer Systems, Inc. |
Two-level cache memory system
|
US5136700A
(en)
*
|
1989-12-22 |
1992-08-04 |
Digital Equipment Corporation |
Apparatus and method for reducing interference in two-level cache memories
|
US5261066A
(en)
*
|
1990-03-27 |
1993-11-09 |
Digital Equipment Corporation |
Data processing system and method with small fully-associative cache and prefetch buffers
|
US5197139A
(en)
*
|
1990-04-05 |
1993-03-23 |
International Business Machines Corporation |
Cache management for multi-processor systems utilizing bulk cross-invalidate
|
US5014195A
(en)
*
|
1990-05-10 |
1991-05-07 |
Digital Equipment Corporation, Inc. |
Configurable set associative cache with decoded data element enable lines
|
JPH0443876A
(ja)
*
|
1990-06-08 |
1992-02-13 |
Hanix Ind Co Ltd |
建設機械の油圧装置における出力制御装置
|
ATE170642T1
(de)
*
|
1990-06-15 |
1998-09-15 |
Compaq Computer Corp |
Mehrstufeneinschluss in mehrstufigen cache- speicherhierarchien
|
DE69127773T2
(de)
*
|
1990-06-15 |
1998-04-02 |
Compaq Computer Corp |
Vorrichtung zur echten LRU-Ersetzung
|
US5283876A
(en)
*
|
1990-10-05 |
1994-02-01 |
Bull Hn Information Systems Inc. |
Virtual memory unit utilizing set associative memory structure and state machine control sequencing with selective retry
|
US5249282A
(en)
*
|
1990-11-21 |
1993-09-28 |
Benchmarq Microelectronics, Inc. |
Integrated cache memory system with primary and secondary cache memories
|
US5412787A
(en)
*
|
1990-11-21 |
1995-05-02 |
Hewlett-Packard Company |
Two-level TLB having the second level TLB implemented in cache tag RAMs
|
US5287473A
(en)
*
|
1990-12-14 |
1994-02-15 |
International Business Machines Corporation |
Non-blocking serialization for removing data from a shared cache
|
US5530823A
(en)
*
|
1992-05-12 |
1996-06-25 |
Unisys Corporation |
Hit enhancement circuit for page-table-look-aside-buffer
|
JP3049158B2
(ja)
*
|
1992-09-24 |
2000-06-05 |
キヤノン株式会社 |
文字処理装置および文字処理装置の文字処理方法
|
JPH06282488A
(ja)
*
|
1993-03-25 |
1994-10-07 |
Mitsubishi Electric Corp |
キャッシュ記憶装置
|
US5689679A
(en)
*
|
1993-04-28 |
1997-11-18 |
Digital Equipment Corporation |
Memory system and method for selective multi-level caching using a cache level code
|
US5539893A
(en)
*
|
1993-11-16 |
1996-07-23 |
Unisys Corporation |
Multi-level memory and methods for allocating data most likely to be used to the fastest memory level
|
US5845310A
(en)
*
|
1993-12-15 |
1998-12-01 |
Hewlett-Packard Co. |
System and methods for performing cache latency diagnostics in scalable parallel processing architectures including calculating CPU idle time and counting number of cache misses
|
US5604753A
(en)
*
|
1994-01-04 |
1997-02-18 |
Intel Corporation |
Method and apparatus for performing error correction on data from an external memory
|
US5870599A
(en)
*
|
1994-03-01 |
1999-02-09 |
Intel Corporation |
Computer system employing streaming buffer for instruction preetching
|
US5577227A
(en)
*
|
1994-08-04 |
1996-11-19 |
Finnell; James S. |
Method for decreasing penalty resulting from a cache miss in multi-level cache system
|
US5606688A
(en)
*
|
1994-08-31 |
1997-02-25 |
International Business Machines Corporation |
Method and apparatus for dynamic cache memory allocation via single-reference residency times
|
US5584013A
(en)
*
|
1994-12-09 |
1996-12-10 |
International Business Machines Corporation |
Hierarchical cache arrangement wherein the replacement of an LRU entry in a second level cache is prevented when the cache entry is the only inclusive entry in the first level cache
|
US6047357A
(en)
*
|
1995-01-27 |
2000-04-04 |
Digital Equipment Corporation |
High speed method for maintaining cache coherency in a multi-level, set associative cache hierarchy
|
US5894564A
(en)
*
|
1995-06-07 |
1999-04-13 |
International Business Machines Corporation |
System for identifying memory segment bounded by previously accessed memory locations within data block and transferring thereof only when the segment has been changed
|
US5897651A
(en)
*
|
1995-11-13 |
1999-04-27 |
International Business Machines Corporation |
Information handling system including a direct access set associative cache and method for accessing same
|
US5787486A
(en)
*
|
1995-12-15 |
1998-07-28 |
International Business Machines Corporation |
Bus protocol for locked cycle cache hit
|
US5778422A
(en)
*
|
1996-04-04 |
1998-07-07 |
International Business Machines Corporation |
Data processing system memory controller that selectively caches data associated with write requests
|
US6138209A
(en)
*
|
1997-09-05 |
2000-10-24 |
International Business Machines Corporation |
Data processing system and multi-way set associative cache utilizing class predict data structure and method thereof
|
US6138208A
(en)
*
|
1998-04-13 |
2000-10-24 |
International Business Machines Corporation |
Multiple level cache memory with overlapped L1 and L2 memory access
|
US6732238B1
(en)
*
|
2001-06-08 |
2004-05-04 |
Tensilica, Inc. |
Set-associative cache memory having variable time decay rewriting algorithm
|
US6996676B2
(en)
*
|
2002-11-14 |
2006-02-07 |
International Business Machines Corporation |
System and method for implementing an adaptive replacement cache policy
|
US7284095B2
(en)
*
|
2004-08-18 |
2007-10-16 |
International Business Machines Corporation |
Latency-aware replacement system and method for cache memories
|
US20060179231A1
(en)
*
|
2005-02-07 |
2006-08-10 |
Advanced Micron Devices, Inc. |
System having cache memory and method of accessing
|
US7930484B2
(en)
*
|
2005-02-07 |
2011-04-19 |
Advanced Micro Devices, Inc. |
System for restricted cache access during data transfers and method thereof
|
US8606998B2
(en)
*
|
2006-08-24 |
2013-12-10 |
Advanced Micro Devices, Inc. |
System and method for instruction-based cache allocation policies
|
US20080313407A1
(en)
*
|
2007-06-13 |
2008-12-18 |
Zhigang Hu |
Latency-aware replacement system and method for cache memories
|
US8171223B2
(en)
*
|
2008-12-03 |
2012-05-01 |
Intel Corporation |
Method and system to increase concurrency and control replication in a multi-core cache hierarchy
|
GB2506900A
(en)
*
|
2012-10-12 |
2014-04-16 |
Ibm |
Jump positions in recording lists during prefetching
|
US9274971B2
(en)
|
2012-11-27 |
2016-03-01 |
International Business Machines Corporation |
Low latency data exchange
|
US10558571B2
(en)
|
2014-03-20 |
2020-02-11 |
Sybase, Inc. |
Second level database file cache for row instantiation
|
US9934149B2
(en)
|
2016-03-31 |
2018-04-03 |
Qualcomm Incorporated |
Prefetch mechanism for servicing demand miss
|
CN112579482B
(zh)
*
|
2020-12-05 |
2022-10-21 |
西安翔腾微电子科技有限公司 |
一种非阻塞Cache替换信息表超前精确更新装置及方法
|