CN105261572A - 半导体封装 - Google Patents

半导体封装 Download PDF

Info

Publication number
CN105261572A
CN105261572A CN201510711045.4A CN201510711045A CN105261572A CN 105261572 A CN105261572 A CN 105261572A CN 201510711045 A CN201510711045 A CN 201510711045A CN 105261572 A CN105261572 A CN 105261572A
Authority
CN
China
Prior art keywords
solder mask
semiconductor chip
wire
substrate
semiconductor packages
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510711045.4A
Other languages
English (en)
Other versions
CN105261572B (zh
Inventor
林子闳
黄清流
童耿直
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MediaTek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MediaTek Inc filed Critical MediaTek Inc
Publication of CN105261572A publication Critical patent/CN105261572A/zh
Application granted granted Critical
Publication of CN105261572B publication Critical patent/CN105261572B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894—Materials of the insulating layers or coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Abstract

本发明公开一种半导体封装。所述半导体封装包括基板；第一导线，设置于所述基板上；半导体芯片，设置于所述第一导线的上方；阻焊层，所述阻焊层的一部分延伸到所述半导体芯片的一个边缘内；以及成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙。本发明实施例提供了一种改良式的半导体封装。

Description

半导体封装
本发明为申请号“201210270189.7”，名称为“半导体封装”，申请日为2012年7月31日，优先权日为2011年12月21日的发明申请的分案申请。
技术领域
本发明有关于一种半导体封装，特别是有关于一种覆晶封装体的阻焊层设计。
背景技术
对现有技术中的覆晶封装体而言，众所周知覆晶填充材料(underfill)通过大幅降低导电凸块的应力的方式来保护导电凸块。然而，覆晶填充材料本身会遭受剪应力(shearstress)或掀拉应力(peelingstress)，因而会导致失效模式(failuremode)。举例来说，具有空隙(voids)或微裂缝(microcracks)的有瑕疵的覆晶填充材料，在高低温循环条件(undertemperaturecyclingcondition)下会导致裂缝(cracks)或分层(delamination)等问题。
因为有机覆晶填充材料和无机导线(inorganicconductivetrace)之间的热膨胀系数(coefficientofthermalexpansion，CTE)的不匹配，所以会在例如覆晶填充材料和导线的两种材料的界面产生分层(delamination)，而上述分层为失效模式的其中一种。当覆晶填充材料分层产生时，因为覆晶填充材料的保护能力丧失和覆晶填充材料分层造成应力上升(stressconcentrationarising)，而通常导致导电凸块产生疲劳裂缝(fatiguecrack)。
在本技术领域中，需要一种不具有覆晶填充材料分层问题的新的覆晶封装体。
发明内容
由此，本发明的目的在于提供改良式的半导体封装。
一种半导体封装的范例实施方式，包括：基板；第一导线，设置于所述基板上；半导体芯片，设置于所述第一导线的上方；阻焊层，所述阻焊层的一部分延伸到所述半导体芯片的一个边缘内；以及成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙。
一种半导体封装的另一范例实施方式，包括：基板；第一导线，设置于所述基板上；半导体芯片，设置于所述第一导线的上方；阻焊层，所述阻焊层的一部分自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域；以及成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙。
一种半导体封装的另一范例实施方式，包括：基板；第一导线，设置于所述基板上；半导体芯片，设置于所述第一导线的上方；成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙；以及阻焊层，所述阻焊层的一部分被所述成型材料所覆盖。
一种半导体封装的另一范例实施方式，包括：基板；第一导线，设置于所述基板上；半导体芯片，设置于所述第一导线的上方；阻焊层，所述阻焊层的多个条体自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域；以及成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙。
本发明所公开的半导体封装，提供了一种改良式的半导体封装。
对于已经阅读后续由各附图及内容所显示的较佳实施方式的本领域的技术人员来说，本发明的各目的是明显的。
附图说明
图1本发明一实施例的半导体封装的俯视图。
图2为沿图1的A-A'切线的剖视图。
图3为沿图1的B-B'切线的剖视图。
图4为本发明另一实施例的半导体封装的俯视图。
图5为沿图4的A-A'切线的剖视图。
图6为沿图4的B-B'切线的剖视图。
具体实施方式
在权利要求书及说明书中使用了某些词汇来指称特定的组件。所属领域中的技术人员应可理解，硬件制造商可能会用不同的名词来称呼同样的组件。本权利要求书及说明书并不以名称的差异来作为区分组件的方式，而是以组件在功能上的差异来作为区分的准则。在权利要求书及说明书中所提及的「包括」为开放式的用语，故应解释成「包括但不限定于」。以下以各实施例详细说明并伴随着图式说明的范例，作为本发明的参考依据。在图式或说明书描述中，相似或相同的部分均使用相同的图号。且在图式中，实施例的形状或是厚度可扩大，以简化或是方便标示。再者，图式中各组件的部分将以分别描述说明之，值得注意的是，图中未绘示或描述的组件，为所属技术领域中具有通常知识者所知的形式，另外，特定的实施例仅为揭示本发明使用的特定方式，其并非用以限定本发明。
图1为本发明一实施例的半导体封装500a的俯视图。图2为沿图1的A-A'切线的剖视图。图3为沿图1的B-B'切线的剖视图。本发明一实施例的半导体封装500a为覆晶封装体，其使用铜柱(copperpillar)以作为半导体芯片和基板之间的连接。如图1至图3所示，本发明一实施例的半导体封装500a包括基板200，基板200具有设置于其上的第一导线204和第二导线202。在本发明一实施例中，基板200可由例如硅的半导体材料来形成，或由例如双马来酰亚胺-三氮杂苯树脂(bismaleimidetriacine，BT)、聚酰亚胺(polyimide)或ABF绝缘膜(ajinomotobuild-upfilm，ABF)等有机材料来形成。在本发明一实施例中，第一导线204和第二导线202可包括信号线或接地线，上述信号线或接地线可用于直接固接(mounted)至基板200的半导体芯片210的输入/输出(input/output，I/O)连接。在本实施例中，每一条第一导线204可视为用于布线(routing)的信号线段/接地线段，而每一条第二导线202的一部分202a，其可视为基板200的垫区域(padregion)。
接着，如图1至图3所示，利用沉积工序，顺应地形成阻焊层(solderresistancelayer)206，以覆盖基板200。然后，对阻焊层206进行图案化工序(patterningprocess)。进行图案化工序之后，除了阻焊层206的延伸部分208之外，阻焊层206暴露出基板200与后续固着于(mounted)基板200之上的半导体芯片210之间的重叠区域。请注意，阻焊层206的延伸部分208沿着第一导线204延伸，且覆盖部分第一导线204。并且，除了延伸部分208之外的阻焊层206设置为远离于后续固着的半导体芯片210，且与半导体芯片210相距一段距离d1。在本发明一实施例中，阻焊层206可包括防焊材料(soldermaskmaterial)、氧化物、氮化物或氮氧化物。如图2所示，阻焊层206的延伸部分208覆盖第一导线204的一部分204a。请注意，阻焊层206的延伸部分208的宽度W2设计为大于第一导线204的一部分204a的宽度W1，使得延伸部分208的底面209的一部分暴露于第一导线204的一部分204a之外。且阻焊层206的延伸部分208具有垂直侧壁(verticalsidewall)207，第一导线204的一部分204a具有垂直侧壁205，垂直侧壁207凸出于与其相邻的垂直侧壁205。因此，延伸部分208与第一导线204的一部分204a共同具有T形剖面。
接着，在基板200上全面性地堆叠干膜光阻层(dryfilmphotoresist)或液态光阻层(liquidphotoresist)(图中未绘示)。之后，利用包括曝光步骤和显影步骤(developmentstep)的微影工序(photolithographyprocess)对上述干膜光阻层/液态光阻层进行图案化，以分别在第二导线202的一部分202a(即垫区域)的上方形成开口(图中未绘示)，以确定出后续形成的导电柱状物(conductivepillar)的形成位置。
然后，分别在第二导线202的一部分202a(即垫区域)上形成导电柱状物212，并填充上述干膜光阻层/液态光阻层的开口。在本发明另一实施例中，可在导电柱状物212和第二导线202的一部分202a(即垫区域)之间形成例如镍的导电缓冲层(图中未绘示)。上述导电缓冲层可作为导电柱状物212的种晶层(seedlayer)、黏着层(adhesionlayer)和/或阻障层(barrierlayer)。在本发明一实施例中，导电柱状物212可作为后续形成的导电凸块的焊点(solderjoint)，而导电凸块用于传输半导体芯片210的输入/输出(I/O)信号、接地(ground)信号或电源(power)信号。因此，导电柱状物212可帮助增加凸块结构的机械强度。在本发明一实施例中，导电柱状物212可由铜形成。接着，可利用例如使用适当蚀刻剂的湿蚀刻工序(wetetchingprocess)的剥除工序(strippingprocess)，来移除上述干膜光阻层/液态光阻层。
接着，如图1至图3所示，将半导体芯片210固着于基板200上，其中半导体芯片210具有形成于其接合垫(bondpad)(图中未绘示)上的多个导电凸块214。上述导电凸块214通过导电柱状物212分别连接至第二导线202的一部分202a(即垫区域)，且导电柱状物212位于导电凸块214和第二导线202的一部分202a之间。如图1所示，阻焊层206设置为远离于与导电柱状物212重叠的第二导线202的一部分202a(即垫区域)，且与第二导线202的一部分202a相距一段距离d2。如图3所示，阻焊层206的延伸部分208位于半导体芯片210的下方，且位于半导体芯片210的底面224的下方，且位于半导体芯片210的投影区域(projectionarea)222内。
接着，如图2和图3所示，可利用点胶法(dispensingmethod)，通过毛细作用(capillaryaction)使覆晶填充材料220流动并填充基板200和半导体芯片210之间的间隙，且覆盖阻焊层206。覆晶填充材料220用以补偿基板、导线和半导体芯片之间热膨胀系数(CTE)的差异。之后，硬化(cure)覆晶填充材料220。在本发明一实施例中，阻焊层206的延伸部分208的底面209的一部分被覆晶填充材料220包裹。进行上述工序之后，即完成了本发明一实施例的半导体封装500a。
图4为本发明另一实施例的半导体封装500b的俯视图。图5为沿图4的A-A'切线的剖视图。图6为沿图4的B-B'切线的剖视图。本发明一实施例的半导体封装500b为覆晶封装体，其使用焊锡凸块(solderbump)而非使用铜柱以作为半导体芯片和基板之间的连接。如图4至图6所示，本发明一实施例的半导体封装500b包括基板300，基板300具有设置于其上的第一导线304和第二导线302。在本发明一实施例中，可由例如硅的半导体材料或例如双马来酰亚胺-三氮杂苯树脂、聚酰亚胺或ABF绝缘膜等有机材料形成基板300。在本发明一实施例中，第一导线304和第二导线302可包括信号线或接地线，上述信号线或接地线可用于直接固接至基板300的半导体芯片310的输入/输出(I/O)连接。在本实施例中，每一条第一导线304可视为用于布线的信号线段/接地线段，而每一条第二导线302的一部分302a，其可视为基板300的垫区域。
接着，如图4至图6所示，利用沉积工序，顺应地形成阻焊层306，以覆盖基板300。然后，对阻焊层306进行图案化工序。进行图案化工序之后，除了阻焊层306的延伸部分308之外，阻焊层306暴露出基板300与后续固着于基板300之上的半导体芯片310之间的重叠区域。请注意，阻焊层306的延伸部分308沿着第一导线304延伸，且覆盖部分第一导线304。并且，除了延伸部分308之外的阻焊层306设置为远离于后续固着的半导体芯片310，且与半导体芯片310相距一段距离d1。在本发明一实施例中，阻焊层306可包括防焊材料、氧化物、氮化物或氮氧化物。如图5所示，阻焊层306的延伸部分308覆盖第一导线304的一部分304a。请注意，阻焊层306的延伸部分308的宽度W2设计为大于第一导线304的一部分304a的宽度W1，使得延伸部分308的底面309的一部分暴露于第一导线204的一部分304a之外。且阻焊层306的延伸部分308具有垂直侧壁307，第一导线304的一部分304a具有垂直侧壁305，垂直侧壁307凸出于与其相邻的垂直侧壁305。因此，延伸部分308与第一导线304的一部分304a共同具有T形剖面。
接着，如图4至图6所示，进行焊料印刷工序(solderprintingprocess)，以在第二导线302的一部分302a(即垫区域)上形成焊锡图案(solderpastepattern)(图中未绘示)。然后，将具有多个接合垫(图中未绘示)的半导体芯片310固着于基板300上。上述半导体芯片310的接合垫(图中未绘示)分别连接至焊锡图案。接着，依序进行回焊工序(reflowprocess)和冷却工序(coolingprocess)，使上述焊锡图案转变成焊锡凸块(solderbump)312。上述焊锡凸块312连接基板300的第二导线302的一部分302a和半导体芯片310的接合垫(图中未绘示)。如图4所示，阻焊层306设置为远离于与焊锡凸块312重叠的第二导线302的一部分302a(即垫区域)，且与第二导线302的一部分302a相距一段距离d2。如图6所示，阻焊层306的延伸部分308位于半导体芯片310的下方，且位于半导体芯片310的底面324的下方，且位于半导体芯片310的投影区域322内。
接着，如图5和图6所示，可利用点胶法(dispensingmethod)，通过毛细作用使覆晶填充材料320流动并填充基板300和半导体芯片310之间的间隙，且覆盖阻焊层306。覆晶填充材料320用以补偿基板、导线和半导体芯片之间热膨胀系数(CTE)的差异。之后，硬化覆晶填充材料320。在本发明一实施例中，阻焊层306的延伸部分308的底面309的一部分被覆晶填充材料320包裹。进行上述工序之后，即完成了本发明一实施例的半导体封装500b。
本发明实施例的半导体封装500a与500b具有以下优点。覆晶填充材料包裹阻焊层的延伸部分的底面的一部分，且阻焊层的延伸部分的宽度大于第一导线的部分的宽度，使上述覆晶填充材料会被由阻焊层的延伸部分和第一导线的部分共同构成的T形物锚定(anchored)。因此，可改善现有技术中在覆晶填充材料和导线之间发生的覆晶填充材料分层(underfilldelaminationproblem)的问题。并且，阻焊层的延伸部分仅延伸进入半导体芯片的投影区域，以覆盖第一导线的一部分，阻焊层的剩余部分会设置为远离于半导体芯片，且与半导体芯片相距一段距离，使半导体封装仍然具有足够的空间容许覆晶填充材料流动，以填充基板和半导体芯片之间的间隙。因此，阻焊层的延伸部分不会影响点胶工序的成果。此外，本发明实施例的半导体封装可应用于多种的封装工序。举例来说，可仅使用成型材料(moldingcompound)来填充基板和半导体芯片之间的间隙。在本发明另一实施例中，可使用成型材料和覆晶填充材料两者填充基板和半导体芯片之间的间隙。在本发明其他实施例中，可仅使用覆晶填充材料填充基板和半导体芯片之间的间隙。
以上所述仅为本发明的较佳实施方式，凡依本发明权利要求所做的均等变化和修饰，均应属本发明的涵盖范围。

Claims (23)

1.一种半导体封装，其特征在于，包括：
基板；
第一导线，设置于所述基板上；
半导体芯片，设置于所述第一导线的上方；
阻焊层，所述阻焊层的一部分延伸到所述半导体芯片的一个边缘内；以及
成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙。
2.如权利要求1所述的半导体封装，其特征在于，所述阻焊层的所述一部分覆盖所述第一导线的一部分，其中，当从俯视角度观看时，所述阻焊层的所述一部分的宽度大于所述第一导线的所述一部分的宽度。
3.如权利要求1所述的半导体封装，其特征在于，所述阻焊层的所述一部分处于所述半导体芯片下方，并位于所述半导体芯片的投影区域内。
4.如权利要求1所述的半导体封装，其特征在于，所述阻焊层的所述一部分具有垂直侧壁，所述垂直侧壁凸出于与其相邻的所述第一导线的所述一部分的侧壁。
5.如权利要求1所述的半导体封装，其特征在于，所述阻焊层的所述一部分沿所述第一导线延伸，且延伸至所述半导体芯片的底面的下方。
6.如权利要求1所述的半导体封装，其特征在于，所述阻焊层的所述一部分自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域。
7.如权利要求1所述的半导体封装，其特征在于，所述阻焊层的所述一部分被所述成型材料所覆盖。
8.如权利要求1所述的半导体封装，其特征在于，所述阻焊层的多个条体自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域。
9.一种半导体封装，其特征在于，包括：
基板；
第一导线，设置于所述基板上；
半导体芯片，设置于所述第一导线的上方；
阻焊层，所述阻焊层的一部分自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域；以及
成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙。
10.如权利要求9所述的半导体封装，其特征在于，所述阻焊层的所述一部分覆盖所述第一导线的一部分，其中，当从俯视角度观看时，所述阻焊层的所述一部分的宽度大于所述第一导线的所述一部分的宽度。
11.如权利要求9所述的半导体封装，其特征在于，所述阻焊层的所述一部分延伸到所述半导体芯片的一个边缘内。
12.如权利要求9所述的半导体封装，其特征在于，所述阻焊层的所述一部分被所述成型材料所覆盖。
13.如权利要求9所述的半导体封装，其特征在于，所述阻焊层的多个条体自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域。
14.一种半导体封装，其特征在于，包括：
基板；
第一导线，设置于所述基板上；
半导体芯片，设置于所述第一导线的上方；
成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙；以及
阻焊层，所述阻焊层的一部分被所述成型材料所覆盖。
15.如权利要求14所述的半导体封装，其特征在于，所述阻焊层的所述一部分覆盖所述第一导线的一部分，其中，当从俯视角度观看时，所述阻焊层的所述一部分的宽度大于所述第一导线的所述一部分的宽度。
16.如权利要求14所述的半导体封装，其特征在于，所述阻焊层的所述一部分延伸到所述半导体芯片的一个边缘内。
17.如权利要求14所述的半导体封装，其特征在于，所述阻焊层的所述一部分自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域。
18.如权利要求14所述的半导体封装，其特征在于，所述阻焊层的多个条体自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域。
19.一种半导体封装，其特征在于，包括：
基板；
第一导线，设置于所述基板上；
半导体芯片，设置于所述第一导线的上方；
阻焊层，所述阻焊层的多个条体自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域；以及
成型材料，形成于所述基板上方，用于填充所述基板和所述半导体芯片之间的空隙。
20.如权利要求19所述的半导体封装，其特征在于，所述阻焊层的所述一部分覆盖所述第一导线的一部分，其中，当从俯视角度观看时，所述阻焊层的所述一部分的宽度大于所述第一导线的所述一部分的宽度。
21.如权利要求19所述的半导体封装，其特征在于，所述阻焊层的所述一部分延伸到所述半导体芯片的一个边缘内。
22.如权利要求19所述的半导体封装，其特征在于，所述阻焊层的一部分自所述半导体芯片的所述边缘的外部延伸至所述半导体芯片和所述基板之间的区域。
23.如权利要求19所述的半导体封装，其特征在于，所述阻焊层的所述一部分被所述成型材料所覆盖。
CN201510711045.4A 2011-12-21 2012-07-31 半导体封装 Active CN105261572B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/332,658 US8633588B2 (en) 2011-12-21 2011-12-21 Semiconductor package
US13/332,658 2011-12-21
CN201210270189.7A CN103178035B (zh) 2011-12-21 2012-07-31 半导体封装

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201210270189.7A Division CN103178035B (zh) 2011-12-21 2012-07-31 半导体封装

Publications (2)

Publication Number Publication Date
CN105261572A true CN105261572A (zh) 2016-01-20
CN105261572B CN105261572B (zh) 2018-11-02

Family

ID=48637796

Family Applications (4)

Application Number Title Priority Date Filing Date
CN201510711185.1A Active CN105390458B (zh) 2011-12-21 2012-07-31 半导体封装
CN201510711123.0A Active CN105261573B (zh) 2011-12-21 2012-07-31 半导体封装
CN201210270189.7A Active CN103178035B (zh) 2011-12-21 2012-07-31 半导体封装
CN201510711045.4A Active CN105261572B (zh) 2011-12-21 2012-07-31 半导体封装

Family Applications Before (3)

Application Number Title Priority Date Filing Date
CN201510711185.1A Active CN105390458B (zh) 2011-12-21 2012-07-31 半导体封装
CN201510711123.0A Active CN105261573B (zh) 2011-12-21 2012-07-31 半导体封装
CN201210270189.7A Active CN103178035B (zh) 2011-12-21 2012-07-31 半导体封装

Country Status (3)

Country Link
US (3) US8633588B2 (zh)
CN (4) CN105390458B (zh)
TW (1) TWI459525B (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9879993B2 (en) 2010-12-23 2018-01-30 Trimble Inc. Enhanced bundle adjustment techniques
US10168153B2 (en) 2010-12-23 2019-01-01 Trimble Inc. Enhanced position measurement systems and methods
US9182229B2 (en) 2010-12-23 2015-11-10 Trimble Navigation Limited Enhanced position measurement systems and methods
US9235763B2 (en) 2012-11-26 2016-01-12 Trimble Navigation Limited Integrated aerial photogrammetry surveys
US9247239B2 (en) 2013-06-20 2016-01-26 Trimble Navigation Limited Use of overlap areas to optimize bundle adjustment
US9607938B2 (en) * 2013-06-27 2017-03-28 STATS ChipPAC Pte. Ltd. Integrated circuit packaging system with embedded pad on layered substrate and method of manufacture thereof
US10192810B2 (en) * 2013-06-28 2019-01-29 Intel Corporation Underfill material flow control for reduced die-to-die spacing in semiconductor packages
US10381296B2 (en) * 2017-03-06 2019-08-13 Advanced Semiconductor Engineering, Inc. Semiconductor device package and a method of manufacturing the same
US10586716B2 (en) * 2017-06-09 2020-03-10 Advanced Semiconductor Engineering, Inc. Semiconductor device package
US10586349B2 (en) 2017-08-24 2020-03-10 Trimble Inc. Excavator bucket positioning via mobile device
US11282717B2 (en) 2018-03-30 2022-03-22 Intel Corporation Micro-electronic package with substrate protrusion to facilitate dispense of underfill between a narrow die-to-die gap
US10943360B1 (en) 2019-10-24 2021-03-09 Trimble Inc. Photogrammetric machine measure up
TWI711347B (zh) * 2019-12-31 2020-11-21 頎邦科技股份有限公司 覆晶接合結構及其線路基板
US11444019B2 (en) 2020-04-06 2022-09-13 Qualcomm Incorporated Package comprising a substrate with interconnect routing over solder resist layer and an integrated device coupled to the substrate and method for manufacturing the package

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09289227A (ja) * 1996-04-19 1997-11-04 Citizen Watch Co Ltd 半導体の実装構造
JP2001068505A (ja) * 1999-08-24 2001-03-16 Citizen Electronics Co Ltd フリップチップ実装構造
US20050070084A1 (en) * 2003-09-29 2005-03-31 Shih-Ping Hsu Substrate for pre-soldering material and fabrication method thereof
CN1773694A (zh) * 2004-11-12 2006-05-17 日月光半导体制造股份有限公司 在基板和封装胶体间具有高粘着性的封装结构
CN1945819A (zh) * 2005-10-07 2007-04-11 三星电机株式会社 插件板、半导体封装体及其制造方法
JP4347506B2 (ja) * 2000-08-31 2009-10-21 株式会社ケーヒン 半導体装置の実装構造

Family Cites Families (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2792532B2 (ja) * 1994-09-30 1998-09-03 日本電気株式会社 半導体装置の製造方法及び半導体ウエハー
JPH1041615A (ja) * 1996-07-19 1998-02-13 Matsushita Electric Ind Co Ltd 半導体チップ実装用基板、及び半導体チップの実装方法
JPH10135270A (ja) * 1996-10-31 1998-05-22 Casio Comput Co Ltd 半導体装置及びその製造方法
JP2000138313A (ja) * 1998-10-30 2000-05-16 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
US10388626B2 (en) * 2000-03-10 2019-08-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming flipchip interconnect structure
US6709897B2 (en) * 2002-01-15 2004-03-23 Unimicron Technology Corp. Method of forming IC package having upward-facing chip cavity
JP3580803B2 (ja) * 2002-08-09 2004-10-27 沖電気工業株式会社 半導体装置
DE10238523B4 (de) * 2002-08-22 2014-10-02 Epcos Ag Verkapseltes elektronisches Bauelement und Verfahren zur Herstellung
US6855573B2 (en) * 2002-09-19 2005-02-15 St Assembly Test Services Ltd. Integrated circuit package and manufacturing method therefor with unique interconnector
JP3808030B2 (ja) * 2002-11-28 2006-08-09 沖電気工業株式会社 半導体装置及びその製造方法
US7173342B2 (en) * 2002-12-17 2007-02-06 Intel Corporation Method and apparatus for reducing electrical interconnection fatigue
US8674500B2 (en) * 2003-12-31 2014-03-18 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8026128B2 (en) * 2004-11-10 2011-09-27 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8216930B2 (en) * 2006-12-14 2012-07-10 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
KR20070107154A (ko) * 2005-03-25 2007-11-06 스태츠 칩팩, 엘티디. 기판상에 좁은 상호접속 사이트를 갖는 플립 칩 상호접속체
US8841779B2 (en) * 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
JP4534062B2 (ja) * 2005-04-19 2010-09-01 ルネサスエレクトロニクス株式会社 半導体装置
US20060255473A1 (en) * 2005-05-16 2006-11-16 Stats Chippac Ltd. Flip chip interconnect solder mask
JP4817892B2 (ja) * 2005-06-28 2011-11-16 富士通セミコンダクター株式会社 半導体装置
WO2007032406A1 (ja) * 2005-09-15 2007-03-22 Hitachi Chemical Company, Ltd. 封止充填剤用樹脂組成物、それを用いたフリップチップ実装方法及びフリップチップ実装品
JP2007103733A (ja) * 2005-10-05 2007-04-19 Nec Electronics Corp 基板およびそれを用いた半導体装置
KR100649709B1 (ko) * 2005-10-10 2006-11-27 삼성전기주식회사 보이드 방지형 회로기판과 이를 갖는 반도체 패키지
US7932615B2 (en) * 2006-02-08 2011-04-26 Amkor Technology, Inc. Electronic devices including solder bumps on compliant dielectric layers
US20080088016A1 (en) * 2006-02-14 2008-04-17 Ming-Ling Ho Chip with bump structure
JP4773864B2 (ja) * 2006-04-12 2011-09-14 パナソニック株式会社 配線基板及びこれを用いた半導体装置並びに配線基板の製造方法
JP4901384B2 (ja) * 2006-09-14 2012-03-21 パナソニック株式会社 樹脂配線基板とそれを用いた半導体装置および積層型の半導体装置
US8193034B2 (en) * 2006-11-10 2012-06-05 Stats Chippac, Ltd. Semiconductor device and method of forming vertical interconnect structure using stud bumps
US20090140401A1 (en) * 2007-11-30 2009-06-04 Stanley Craig Beddingfield System and Method for Improving Reliability of Integrated Circuit Packages
JP2009141148A (ja) * 2007-12-06 2009-06-25 Alps Electric Co Ltd 半導体モジュールの製造方法
JP5378707B2 (ja) * 2008-05-29 2013-12-25 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法
US7851928B2 (en) * 2008-06-10 2010-12-14 Texas Instruments Incorporated Semiconductor device having substrate with differentially plated copper and selective solder
US20100007015A1 (en) * 2008-07-11 2010-01-14 Bernardo Gallegos Integrated circuit device with improved underfill coverage
GB2464549B (en) * 2008-10-22 2013-03-27 Cambridge Silicon Radio Ltd Improved wafer level chip scale packaging
US7569935B1 (en) * 2008-11-12 2009-08-04 Powertech Technology Inc. Pillar-to-pillar flip-chip assembly
JP2010141055A (ja) * 2008-12-10 2010-06-24 Sanyo Electric Co Ltd 半導体モジュール、半導体モジュールの製造方法および携帯機器
JP2010147153A (ja) * 2008-12-17 2010-07-01 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
US8659172B2 (en) * 2008-12-31 2014-02-25 Stats Chippac, Ltd. Semiconductor device and method of confining conductive bump material with solder mask patch
JP2010161136A (ja) * 2009-01-07 2010-07-22 Panasonic Corp 半導体装置及びその製造方法
WO2010134181A1 (ja) * 2009-05-21 2010-11-25 パナソニック電工株式会社 チップの実装構造、及びそれを備えたモジュール
US20110049703A1 (en) * 2009-08-25 2011-03-03 Jun-Chung Hsu Flip-Chip Package Structure
US8084853B2 (en) * 2009-09-25 2011-12-27 Mediatek Inc. Semiconductor flip chip package utilizing wire bonding for net switching
US8299616B2 (en) * 2010-01-29 2012-10-30 Taiwan Semiconductor Manufacturing Company, Ltd. T-shaped post for semiconductor devices
US8039384B2 (en) * 2010-03-09 2011-10-18 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset bond on trace interconnects on different height traces
TW201140777A (en) * 2010-05-04 2011-11-16 Raydium Semiconductor Corp IC chip and an IC chip manufacturing method thereof
US20110285013A1 (en) * 2010-05-20 2011-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling Solder Bump Profiles by Increasing Heights of Solder Resists
US8330272B2 (en) * 2010-07-08 2012-12-11 Tessera, Inc. Microelectronic packages with dual or multiple-etched flip-chip connectors
US8502377B2 (en) * 2010-08-06 2013-08-06 Mediatek Inc. Package substrate for bump on trace interconnection
US8080445B1 (en) * 2010-09-07 2011-12-20 Stats Chippac, Ltd. Semiconductor device and method of forming WLP with semiconductor die embedded within penetrable encapsulant between TSV interposers
US20120126399A1 (en) * 2010-11-22 2012-05-24 Bridge Semiconductor Corporation Thermally enhanced semiconductor assembly with bump/base/flange heat spreader and build-up circuitry
TWI434383B (zh) * 2010-12-13 2014-04-11 Ili Technology Corp 電性連接墊結構及包含有複數個電性連接墊結構的積體電路
JP5855905B2 (ja) * 2010-12-16 2016-02-09 日本特殊陶業株式会社 多層配線基板及びその製造方法
JP2012160500A (ja) * 2011-01-31 2012-08-23 Sony Corp 回路基板、半導体部品、半導体装置、回路基板の製造方法、半導体部品の製造方法及び半導体装置の製造方法
TWI418003B (zh) * 2011-04-28 2013-12-01 Unimicron Technology Corp 嵌埋電子元件之封裝結構及其製法
JP2012243840A (ja) * 2011-05-17 2012-12-10 Renesas Electronics Corp 半導体装置およびその製造方法
TWI506738B (zh) * 2011-06-09 2015-11-01 Unimicron Technology Corp 封裝結構及其製法
TWI575684B (zh) * 2011-06-13 2017-03-21 矽品精密工業股份有限公司 晶片尺寸封裝件
US8581399B2 (en) * 2011-07-28 2013-11-12 Taiwan Semiconductor Manufacturing Company, Ltd. Metal bump structure

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09289227A (ja) * 1996-04-19 1997-11-04 Citizen Watch Co Ltd 半導体の実装構造
JP2001068505A (ja) * 1999-08-24 2001-03-16 Citizen Electronics Co Ltd フリップチップ実装構造
JP4347506B2 (ja) * 2000-08-31 2009-10-21 株式会社ケーヒン 半導体装置の実装構造
US20050070084A1 (en) * 2003-09-29 2005-03-31 Shih-Ping Hsu Substrate for pre-soldering material and fabrication method thereof
CN1773694A (zh) * 2004-11-12 2006-05-17 日月光半导体制造股份有限公司 在基板和封装胶体间具有高粘着性的封装结构
CN1945819A (zh) * 2005-10-07 2007-04-11 三星电机株式会社 插件板、半导体封装体及其制造方法

Also Published As

Publication number Publication date
US9142526B2 (en) 2015-09-22
US8633588B2 (en) 2014-01-21
CN105390458B (zh) 2018-09-07
CN105261572B (zh) 2018-11-02
US20150348932A1 (en) 2015-12-03
CN105390458A (zh) 2016-03-09
TWI459525B (zh) 2014-11-01
CN105261573A (zh) 2016-01-20
CN103178035A (zh) 2013-06-26
CN105261573B (zh) 2018-09-07
CN103178035B (zh) 2016-01-20
US20130161810A1 (en) 2013-06-27
US20140091481A1 (en) 2014-04-03
TW201327750A (zh) 2013-07-01
US9640505B2 (en) 2017-05-02

Similar Documents

Publication Publication Date Title
CN103178035B (zh) 半导体封装
US9698072B2 (en) Low-stress dual underfill packaging
US9012269B2 (en) Reducing warpage for fan-out wafer level packaging
TWI511253B (zh) 晶片封裝體
US7256066B2 (en) Flip chip packaging process
KR20050063700A (ko) 반도체장치의 제조방법 및 반도체장치
US20060163749A1 (en) IC chip package structure and underfill process
CN107275240A (zh) 一种芯片封装方法及芯片封装结构
JP2010263199A (ja) 半導体装置の製造方法および半導体装置
CN101477956B (zh) 小片重新配置的封装结构及封装方法
US6933595B2 (en) Electronic device and leadframe and methods for producing the electronic device and the leadframe
US9659893B2 (en) Semiconductor package
US6844618B2 (en) Microelectronic package with reduced underfill and methods for forming such packages
TWI541946B (zh) 半導體封裝件及其製法
TWI426585B (zh) 具結構強化設計之電子封裝結構
TWI592063B (zh) 線路結構及其製法
TWI784847B (zh) 封裝結構及其製造方法
JP2001267458A (ja) セラミック集合基板、これを用いた半導体装置及びその製造方法
KR20010004546A (ko) 웨이퍼 레벨 패키지 및 그의 제조방법
JP2023092306A (ja) 半導体装置
KR20160149733A (ko) 칩 내장형 인쇄회로기판 및 그 제조 방법
KR20010056785A (ko) 웨이퍼 레벨 패키지 및 그의 제조 방법
KR20090081733A (ko) 반도체 소자의 본딩 패드부 및 그 형성 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant