CN102386927A - Digital/analog converting device and method - Google Patents
Digital/analog converting device and method Download PDFInfo
- Publication number
- CN102386927A CN102386927A CN2010102779252A CN201010277925A CN102386927A CN 102386927 A CN102386927 A CN 102386927A CN 2010102779252 A CN2010102779252 A CN 2010102779252A CN 201010277925 A CN201010277925 A CN 201010277925A CN 102386927 A CN102386927 A CN 102386927A
- Authority
- CN
- China
- Prior art keywords
- current
- control
- output signal
- shunt
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a digital/analog converting device and method. A current output device comprises a current source, a signal generation circuit and a plurality of shunt circuits, wherein the current source is used for outputting supply current; the signal generation circuit is used for respectively generating a first group of control output signals and a second group of control output signals; the shunt circuits comprise at least one first shunt circuit and at least one second shunt circuit; the first group of control output signals and the second group of control output signals are used for shunting the supply current so as to generate first shunt current and second shunt current; and the first shunt current and the second shunt current are used for generating an analog output signal, so that the change of the analog output signal is decided by the magnitudes of the first shunt current and the second shunt current.
Description
Technical field
The present invention system is about the control of signal processing and signal waveform, refer to especially a kind of digital-analogue converting device with and correlation technique, can effectively control rising/fall time that it exports the signal transition.
Background technology
Digital-analogue converting device (digital to analog converter) is widely used in the electronic circuit of various different purposes; In general, the operation of digital-analogue converting device is that the input signal with a digital form converts the output signal of an analog form to.Because digital-analogue converting device usually must reflect the signal transition, so just become important characteristic of digital-analogue converting device the required rising/fall time of digital-analogue converting device generation output signal.In most situation; Need be controlled in the rising/fall time of signal in the rational time range; To avoid causing harmful effects such as distorted signals oversize rising/fall time, then can cause electromagnetic interference (electromagnetic interference) because of too high signal switch speed too short rising/fall time.
For instance, please refer to Fig. 1, it is in the standard of explanation convention 100BASE-T networking, for the waveform requirement of output signal.Wherein, requirement in this networking standard, must be controlled within 4 ± 1ns the rising/fall time during the signal transition.The convention practice possibly use the low pass filter of being made up of passive devices such as resistance and electric capacity to be electrically connected on the output of digital analog converter; See through the parameter of suitably looking after and guiding low pass filter and digital analog converter, reach and be controlled in rising/fall time with signal the purpose in the certain hour.Yet; Grasp because the precision of resistance and electric capacity is difficult; Receive technologic error or Influence of Temperature easily; So cause forming the variation on the characteristic that has of low pass filter easily by passive device institute, so make digital analog converter the output signal rising/fall time can't as the expection as Be Controlled.
In the technical field, also there is the prior art that solves this kind problem under the present invention.For example, the current source framework that is proposed in the United States Patent (USP) (card number 6,462,668).Please refer to Fig. 2, it is the representative graph of this piece patent.Current source framework in this piece patent (current source 50); The system utilize a plurality of electron current sources that are arranged in parallel (that is; Transistor is to 52～56) the electric current totalling produce output current Io, wherein because each transistor is had different time to postpone (d to 52～56
1～d
N) control signal control, so in certain hour at interval in, can increase or reduce output current Io one by one, to control the rising/fall time of its transition.
Yet the current source framework that this piece patent is proposed has following problem.At first, the ill effect for do not match (mismatch) that reduces the electron current source brought so must increase electron current source area, to reduce unmatched effect, can increase the entire area of current source framework thus.In addition, because the output current Io of current source 50 system utilizes unlatching or the closed condition of switching the electron current source to adjust, and the moment that switch in the electron current source, the surging (glitch power) that often has transient state produces.
Therefore, although Prior Art provides the current source framework of the rising/fall time of control signal transition, but still there is the place of demanding urgently improving.
Summary of the invention
In view of this; The present invention provides a kind of current output device of effectively control signal rise and fall speed; With the D/A conversion circuit that this current output device is the basis and is designed, be controlled in the rising/fall time in the time of can making its output signal transition in the predetermined zone of reasonableness.
The present invention sees through and utilizes shunt circuit that one fixed current is shunted; And shunt circuit controlled; The shunt current that shunt circuit is exported increases gradually or reduces, and wherein, the control of shunt circuit system sees through a plurality of control signals with out of phase and carries out.The phase difference of these control signals can accurately determine the speed of signal rising/decline, avoids the use of the bigger passive type low pass filter of error.Moreover current output device provided by the present invention also can effectively be avoided the big and possible surging interference problem of current-source arrangement area in the prior art.
One of the present invention embodiment provides a kind of current output device, comprises: a current source, a signal generating circuit and a plurality of shunt circuit.This current source cording has an output, and in order to export a supply of current.This signal generating circuit system produces one first group of control output signal and one second group of control output signal respectively.These a plurality of shunt circuits are to include at least one first shunt circuit and at least one second shunt circuit; This first shunt circuit and this second shunt circuit system are coupled to this output of this current source respectively; And this first shunts this supply of current to produce one first shunt current and one second shunt current according to this first and second group control output signal respectively with this second shunt circuit system.Wherein, this first group control output signal and this second group control output signal are the size of adjusting this first shunt current and this second shunt current respectively, little by little to increase this first shunt current and little by little to reduce this second shunt current.
One of the present invention embodiment provides a kind of digital-analogue converting device, in order to convert a digital input signals to an analog output signal, comprises: a current source has an output, in order to export a supply of current; One signal generating circuit produces one first group of control output signal and one second group of control output signal according to this digital input signals; One first shunt circuit is coupled to this output of this current source, has more than the parallel connection that first switch module is corresponding to be received this first a group control output signal and shunt this supply of current to produce one first shunt current with the quantity that determines a plurality of switch opens; And one second shunt circuit; Be coupled to this output of this current source; Have more than the parallel connection that a second switch module is corresponding to be received this second a group control output signal and shunt this supply of current to produce one second shunt current with the quantity that determines a plurality of switch opens; Wherein this first and second shunt current system is in order to produce this analog output signal, by the variation of this first and second shunt current size decision this analog output signal that produces.
Another embodiment of the present invention provides a kind of current output method, and this method comprises: a supply of current is provided; Generation provides one first group of control output signal and one second group of control output signal; And export signal according to this first group control output signal and this second group control and shunt this supply of current to produce one first shunt current and one second shunt current; Wherein, this first group control output signal and this second group control output signal are the size of adjusting this first shunt current and this second shunt current respectively, little by little to increase this first shunt current and little by little to reduce this second shunt current.
The present invention's another embodiment provides a kind of digital-analogue converting device, and in order to convert a digital input signals to an analog output signal, this digital-analogue converting device comprises: a current source, a signal generating circuit and a plurality of shunt circuit.This current source cording has an output, and in order to export a supply of current.This signal generating circuit system produces one first group of control output signal and one second group of control output signal respectively according to this digital input signals.These a plurality of shunt circuits; Include at least one first shunt circuit and at least one second shunt circuit; This first shunt circuit and this second shunt circuit system are coupled to this output of this current source respectively; And this first shunts this supply of current to produce one first shunt current and one second shunt current according to this first and second group control output signal respectively with this second shunt circuit system.Wherein, this digital-analogue converting device system produces this analog output signal according to this first shunt current and this second shunt current; And this first group control output signal and this second group control output signal system adjust the size of this first shunt current and this second shunt current respectively, also reduces the pace of change that this second shunt current is controlled analog output signal gradually little by little to increase this first shunt current.
The present invention's a embodiment again provides a kind of digital-to-analogue conversion method, comprises: a digital input signals is provided; One supply of current is provided; Produce one first group of control output signal and one second group of control output signal respectively according to this numeral input; Shunt this supply of current to produce one first shunt current and one second shunt current according to this first and second group control output signal respectively; And produce an analog output signal according to this first shunt current and this second shunt current.Wherein, This first group control output signal and this second group control output signal are the size of adjusting this first shunt current and this second shunt current respectively, little by little to increase this first shunt current and little by little to reduce the pace of change that this second shunt current is controlled this analog output signal.
Description of drawings
Fig. 1 be the explanation signal waveform with corresponding on the relation of liter/fall time.
Fig. 2 system is the circuit diagram of the current-source arrangement that prior art provided.
Fig. 3 system is the circuit diagram of the embodiment of current output device of the present invention.
Fig. 4 system is the oscillogram of the present invention's control signal.
Fig. 5 is the relation of transistor opening and sequential in explanation the present invention's the switch module.
Fig. 6 system is the sketch map of the embodiment of digital-analogue converting device of the present invention.
Fig. 7 is how explanation the present invention sees through digital input signal and take a sample and produce control signal.
The main element symbol description:
100 current output devices
50,51,110 current sources
120 signal generating circuits
130,140 shunt circuits
131～134,141～144 switch modules
1311～1341,1411～1441 control ends
52a～56a, 52b～56b, T1, T2, T31～T34, T41～T44 transistor
200 digital-analogue converting devices
210 resistance elements
52～56 transistors are right
Embodiment
Please refer to Fig. 3, it is the embodiment that illustrates current output device of the present invention.As shown in the figure, current output device 100 includes a current source 110, a signal generating circuit 120 and shunt circuit 130,140.Current source 110 has an output X, and exports a supply of current I
PIn present embodiment; Current source 110 includes the current mirroring circuit that transistor T 1 and transistor T 2 are formed; Wherein, the dimension scale of transistor T 2 (W/L) be transistor T 1 dimension scale (W/L) N doubly, so the supply of current I that the output X of current source 110 is produced
PWill be the reference current I of transistor T 1 of flowing through
REFN doubly, yet this is to be a kind of enforcement aspect of the present invention, but not the present invention's restriction; In other embodiment of the present invention, current source 110 can also the mode beyond the current mirroring circuit be realized.
In the present embodiment, first group of control output signal S and second group of control output signal S ' are to be anti-phase relation.So first group of control output signal S also can be described as control output signal S, and second group of control output signal S ' also can be described as anti-phase control output signal S '.Can obtain the first different shunt current I by control output signal S with anti-phase control output signal S '
1With the second shunt current I
2Size of current, and S causes the first shunt current I when control output signal
1When little by little increasing, anti-phase control output signal S ' can make the second shunt current I simultaneously
2Little by little reduce; Otherwise S causes the first shunt current I when control output signal
1When little by little reducing, anti-phase control output signal S ' can make the second shunt current I simultaneously
2Little by little increase.
In fact, first group of control output signal S includes a plurality of first control signal S1～S4; Second group of control output signal S ' includes a plurality of second control signal S1 '～S4 ', and (following first control signal S1～S4 can claim control signal S1～S4; Second control signal S1 '～S4 ' can claim anti-phase control signal S1 '～S4 '); And shunt circuit 130 has a switch module 131～134 more than the parallel connection, and switch module 131～134 (be to implement with transistor T 31～T34, yet; It is merely the enforcement aspect; And not exclusive execution mode), have a plurality of control ends 1311～1341 respectively, control end 1311～1341 receives control signal S1～S4 respectively; Similarly; Shunt circuit 140 has a switch module 141～144 more than the parallel connection, and switch module 141～144 (be to implement with transistor T 41～T44, yet; It is merely the enforcement aspect; And not exclusive execution mode), have a plurality of control ends 1411～1441 respectively, control end 1411～1441 receives anti-phase control signal S1 '～S4 ' respectively.In addition; Special attention should be that; The number of the switch module in the single shunt circuit only must satisfy plural condition embodiment of the present invention according to this, so in other embodiment of the present invention, the switch module that can also be different from the number that this example lifts comes the circuit structure of embodiment of the present invention.
In present embodiment, because control signal S1～S4 has anti-phase relation with anti-phase control signal S1 '～S4 ' respectively.Therefore; As control signal S1～when the S4 signal level variation little by little increases the number that is in opening in the switch module 131～134; Then the second control signal S1 '～S4 ' signal level variation at this moment can little by little reduce the number that is in opening in the switch module 141～144, and vice versa.Therefore, see through above operation, can reach little by little to increase by the first shunt current I
1The time, the second shunt current I
2Can little by little reduce, or ought little by little increase by the second shunt current I
2The time, the first shunt current I
1The effect that can little by little reduce.Special attention should be that the not number of shunt circuit in the current limit output module of the present invention, and the number of switch module in each shunt circuit.These numbers all variation on the viewable design are adjusted.
Explanation about signal level variation and the transistorized conducting state in the switch module of control signal S1～S4; Please refer to Fig. 4 and Fig. 5, as shown in Figure 4, have certain phase difference between control signal S1～S4 respectively; (please note and make each control signal S1～S4 have out of phase respectively; Phase difference size shown in Fig. 4 is not the present invention's restriction, in other embodiment of the present invention, should have the different phase difference to change between control signal S1～S4).Because control signal S1～S4 is corresponding anti-phase relation with anti-phase control signal S1 '～S4 ' respectively; So also have the phase relation that is same as control signal S1～S4 between anti-phase control signal S1 '～S4 '; Make each anti-phase control signal S1 '～S4 ' also have out of phase respectively (likewise; In other embodiment of the present invention, also there is the different phase difference to change between anti-phase control signal S1 '～S4 ').Because the person's of existence certain phase difference between control signal S1～S4, therefore, when control signal S1～S4 little by little increases in the process that is in the opening number in the switch module 131～134, the first shunt current I
1The speed system that increases is controlled the time of origin of the signal level variation of signal S1～S4 and controls.In like manner, control signal S1 '～S4 ' can reduce gradually accordingly and is in the opening number in the switch module 141～144, and the second shunt current I
2The speed system that increases is controlled the time of origin of the signal level variation of signal S1 '～S4 ' and controls.
As shown in the figure, near time point T0, because control signal S1～S4 all is in a low level, so the transistor T 31～T34 in the shunt circuit 130 all can conducting, thus this moment the first shunt current I
1Value will be 0; Moreover, because anti-phase control signal S1 '～S4 ' is for the event of the inversion signal of control signal S1～S4, so near time point T0; Transistor T 41～T44 in the shunt circuit 140 will be in conducting state totally, at this moment the second shunt current I
2Will equal the supply of current I that current source 110 is produced
PWhen time point T1; Owing to control signal S1 is promoted to a high level by a low level; So transistor T 31 will be switched on, remaining transistor T 32～T34 then keeps the state of not conducting, then is reduced to a low level by a high level with the anti-phase control signal S1 ' of control signal S1 anti-phase each other; And then closing transistor T 41, remaining transistor T 42～T44 then still keeps the state of conducting.Therefore, when time point T1, the control of signal generating circuit 120 output signal S and anti-phase control output signal S ' can make the shunt current I that wins
1Be (1/4) I
P, the second shunt current I
2Then be (3/4) I
P, take place up to the transition of control signal next time.
Then; When time point T2, control signal S2 will be promoted to a high level by a low level, so transistor T 32 will be switched on; Remaining transistor T 33～T34 then continues to keep the state of not conducting; Then can be reduced to a low level by a high level with the anti-phase control signal S2 ' of control signal S2 anti-phase each other, and then close transistor T 42, remaining transistor T 43～T44 then continues to keep the state of conducting.Therefore, when time point T2, the control of signal generating circuit 120 output signal S and anti-phase control output signal S ' can make the shunt current I that wins
1Be (2/4) I
P, second shunt current then is (2/4) I
P, take place up to the transition of control signal next time.
Then; When time point T3, control signal S3 will be promoted to a high level by a low level, so transistor T 33 will be switched on; Only surplus transistor T 34 continues to keep the state of not conducting; Then can be reduced to a low level by a high level with the anti-phase control signal S3 ' of control signal S3 anti-phase each other, and then close transistor T 43, the state that only surplus transistor T 44 continues to keep not conducting continues to keep the state of conducting.Therefore, when time point T3, control output signal S and anti-phase control output signal S ' can make the shunt current I that wins
1Be (3/4) I
P, the second shunt current I
2Then be (1/4) I
P, take place up to the transition of control signal next time.
At last; When time point T4; Control signal S4 will be promoted to a high level by a low level, so transistor T 34 will be switched on, make that all crystals pipe all is switched in the shunt circuit 130; With control signal S4 be that the anti-phase control signal S4 ' of anti-phase then can close transistor T 44, make that all crystals pipe all is closed in the shunt circuit 140.Therefore, when time point T4, control output signal S and anti-phase control output signal S ' can make the shunt current I that wins
1Be 0, the second shunt current I
2Then be I
PElectric current I among Fig. 4
DiffSystem is by the first shunt current I
1With the second shunt current I
2The differential current of being formed, the waveform in the diagram have then clearly been showed shunt current I
1, I
2And I
DiffThe variation of variation and control signal between relation.
The control output signal S that the present invention sees through signal generating circuit 120 controls with anti-phase and exports signal S ', makes that switch module 131～134 and 141～144 is able to open and close gradually in shunt circuit 130 and 140, makes first and second shunt current I
1With I
2Rising or decrease speed Be Controlled stably.
The current-source arrangement 50 of instructing compared to aforesaid U.S. Patent, because the dimension scale (W/L) of transistor T in the current source 110 of the present invention 2 itself is just bigger, its effect and not obvious that do not match; In addition; Switch module 131～134 and 141～144 VGS (that is, the gate of transistor T 31～T34 and T41～44 and the cross-pressure between source electrode) very high (because of it uses as switch, so cross-pressure is higher) itself; Therefore, its effect that do not match is also not obvious.Moreover, because the present invention adopts the notion of electric current shunting to come output current,, can't cause the unlatching of current source 110 or close so increasing or reducing in the process of output current, be difficult for having the surging generation of transient state.
Therefore, the present invention is the basis with this current output device, and a kind of digital-analogue converting device is provided.According to the present invention's embodiment, digital-analogue converting device is in order to convert a digital input signals to an analog output signal, comprises: a current source, a signal generating circuit and a plurality of shunt circuit.This current source cording has an output, and in order to export a supply of current.This signal generating circuit system produces one first group of control output signal and one second group of control output signal respectively according to this digital input signals.These a plurality of shunt circuits include at least one first shunt circuit and at least one second shunt circuit.Wherein, This first shunt circuit and this second shunt circuit system is coupled to this output of this current source respectively, and this first shunts this supply of current to produce one first shunt current and one second shunt current according to this first group with second group of control output signal respectively with this second shunt circuit system.The present invention's digital-analogue converting device system produces this analog output signal according to this first shunt current and this second shunt current.Further; This first shunt current and this second shunt current can see through a resistance element; Convert first shunt current and this second shunt current to voltage and produce this analog output signal; Because this part technology system is known by the people of technical field under the present invention, so do not give unnecessary details in addition at this.
Embodiment about the present invention's digital-analogue converting device can be with reference to figure 6; As shown in the figure; Digital-to-analogue conversion 200 includes the present invention's current output device 100; The signal generating circuit 120 of current output device 100 is in order to taking a sample to digital output signal Din, and then produces the first group of control output signal S that comprises first control signal S1～S4, and the second group of control output signal S ' that comprises second control signal S1 '～S4 '; About how utilizing digital output signal Din to produce the mode of control signal, will be in the explanation in the follow-up paragraph.
Because the function of digital-to-analogue conversion 200 is to convert digital input signals Din to an analog output signal Aout; Therefore; First group of control output signal S and second group of control output signal S ' that signal generating circuit 120 produced can change along with the variation of digital output signal Din, so that first shunt current and second shunt current reflect the variation of Din.In detail; The number that is in opening in signal S ' meeting control first switch module 131～134 is exported in first group of control output signal S and second group of control; And the number that is in opening in the second switch module 141～144, to regulate the first shunt current I respectively
1With the second shunt current I
2, and then the differential output current I of change current output device 100
DiffAnalog output signal Aout to produce differential form by resistance element 210 and 220 (please notes; Although resistance element 210 and 220 is to implement with resistance among the embodiment of Fig. 6, yet, the circuit element differential output current I all capable of using of resistive had on any effect
DiffExport analog output signal Aout, so this design variation should belong to the present invention's category).Moreover, in other embodiment of the present invention's digital-analogue converting device, also can only utilize the single-ended output of current output device 100 to produce analog output signal Aout.
Please refer to Fig. 7; It is among explanation the present invention's the embodiment; How signal generating circuit produces first group of control output signal and second group of control output signal according to a digital input signals Din, owing to the objective of the invention is to control rising or the decrease speed of simulating to the analog output signal of digital switching device.Therefore, when the transition of digital input signals Din generation signals, change speed that must the control shunt current makes analog output signal Aout be unlikely to ether soon or too slow velocity variations.In order to reach this effect, the present invention suitably utilizes shunt effect (also may be interpreted as and postpone the speed that switch module is opened in control output), makes the differential voltage of output that correct rising or decrease speed arranged when transition.For instance, when transition (being promoted to high level by low level) takes place during in time point T1 in digital input signals Din, but in order to postpone the first shunt current I
1The rate of climb; Therefore have only first control signal S1～S4 transition (being promoted to high level by low level) to take place among first control signal S1～S4 at time point T1; With the switch module 131 of opening its correspondence; Switch module 132～134 just is unlocked in the time of then can being delayed to time point T2～T4 respectively, sees through such mode, so that the first shunt current I
1The rate of climb be unlikely to too fast, reach the purpose of the rise time of control analog output signal Aout; In like manner, second control signal S1 '～S4 ' produces according to this conception of species.And transition is when taking place and being reduced to low level transition by high level in digital input signals Din, and control signal S1～S4 also can postpone the shut-in time point of switch module 131～134, makes that the fall time of control analog output signal Aout can be by control exactly.
In brief, signal generating circuit 120 has the switch module that the mode of first control signal S1～S4 and second control signal the S1 '～S4 ' of out of phase controls in the shunt circuit with generation and controls the first shunt current I
1With the second shunt current I
2In other words, the control signal of out of phase can stagger the conducting and the shut-in time of switch module 131～134 and 141～144, and then is able to control rising or the decrease speed of analog output signal Aout.Therefore, in possible execution mode, signal generating circuit 120 D type flip-flops capable of using come digital input signal Din to take a sample to produce first control signal S1～S4 and second control signal S1 '～S4 ' respectively.Wherein, because first control signal S1～S4 and second control signal S1 '～S4 ' anti-phase each other are,, see through negative circuit again and obtain another group so can produce wherein one group earlier.
Please refer to Fig. 7; The clock pulse of supposing digital input signals Din is 125Mhz; Then utilize two clock pulse to input to D type flip-flop in the present embodiment for sampling clock pulse signal CLK1 and the CLK2 of 250Mhz; So that input signal Din is taken a sample, and then produce control signal with out of phase.Wherein, sampling clock pulse signal CLK1 and CLK2 can make digital input signals Din be in the time of high level faster, and digital input signal Din repeatedly takes a sample.Therefore, meeting of the present invention is when the rising edge (raising edge) of clock pulse signal CLK1 and CLK2 or falling edge (falling edge) take place, and digital input signal Din takes a sample.
As shown in Figure 7; The rising edge of sampling clock pulse signal CLK1 is taken a sample in order to digital input signal Din and is produced the first control signal S1, and the falling edge of sampling clock pulse signal CLK1 is then taken a sample in order to digital input signal Din and produced the first control signal S2; The rising edge of sampling clock pulse signal CLK2 is taken a sample in order to digital input signal Din and is produced the first control signal S3, and the falling edge of sampling clock pulse signal CLK2 is then taken a sample in order to digital input signal Din and produced control signal S4.Therefore, when the transition that digital input signals Din is taken place in time point T1, can be according to sampling clock pulse signal CLK1 and CLK2, frequent repeatedly digital input signal Din sampling is staggered and is closed the time that module is opened.
According to this conception of species, the present invention does not limit the concrete mode of sampling, for instance, also can adopt a clock pulse to reach the single sampling clock pulse signal of 500Mhz, takes a sample respectively at rising edge or falling edge, and then produces control signal.When among first control signal S1～S4 and second control signal the S1 '～S4 ' one group produced after, remaining one group only need see through negative circuit and produce and get final product, yet, the restriction that this non-the present invention is unique.Except the above sampling clock pulse signal that sees through comes the method that digital input signal takes a sample; The present invention also can see through other possible mode and produce the control signal with out of phase; As: utilize phase interpolation circuit (phase interpolator), and these design variation all belong to the present invention's category.
In addition; Although special attention should be that in the above embodiments, the analog output signal of digital-analogue converting device of the present invention is that Aout is the voltage output of differential form; Yet; In other embodiment of the present invention, analog output signal Aout also can be single-ended format voltage output (that is, only see through the first shunt current I
1Or the second shunt current I
2In one of the person produce).Such design variation does not influence enforcement of the present invention, and should belong to the present invention's category
Based on current output device provided by the present invention and digital-analogue converting device; The present invention provides current output method and digital-to-analogue conversion method based on this in addition; Yet, because the notion of these methods is same as above introduction, so seldom give unnecessary details at this.
In brief, the present invention's current output method comprises: a supply of current is provided; Generation provides one first group of control output signal and one second group of control output signal; And export signal according to this first group control output signal and this second group control and shunt this supply of current to produce one first shunt current and one second shunt current; Wherein, this first group control output signal and this second group control output signal are the size of adjusting this first shunt current and this second shunt current respectively, with little by little this first shunt current of increase/minimizing and little by little this second shunt current of minimizing/increase.
A kind of digital-to-analogue conversion method in the present invention then comprises: a digital input signals is provided; One supply of current is provided; Produce one first group of control output signal and one second group of control output signal respectively according to this numeral input; Shunt this supply of current to produce one first shunt current and one second shunt current according to this first and second group control output signal respectively; And produce an analog output signal according to this first shunt current and this second shunt current.Wherein, This first group control output signal and this second group control output signal system adjust the size of this first shunt current and this second shunt current respectively, with this first shunt current of increase/minimizing little by little also little by little this second shunt current of minimizing/increase control the pace of change of this analog output signal.
Based on the present invention's the digital-analogue converting device that current output device designed, can be applicable to have in the electronic circuit of high-speed figure input signal, for example to handle as message, video signal is handled, or in the field such as networking transmission.And, therefore can control the output signal more accurately because digital-analogue converting device of the present invention need not controlled the rising/fall time of output signal through the low pass filter that passive device is formed, promote the performance of digital-analogue converting device.
The above is merely the present invention's preferred embodiment, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to the present invention's covering scope.
Claims (8)
1. a digital-analogue converting device in order to convert a digital input signals to an analog output signal, is characterized in that, described device comprises:
One current source has an output, in order to export a supply of current;
One signal generating circuit produces one first group of control output signal and one second group of control output signal according to described digital input signals;
One first shunt circuit; Be coupled to the described output of described current source, the described first group of control output signal of the corresponding reception of a plurality of first switch modules with parallel connection shunted described supply of current to produce one first shunt current with the quantity that determines a plurality of switch opens; And
One second shunt circuit; Be coupled to the described output of described current source; The described second group of control output signal of the corresponding reception of a plurality of second switch modules with parallel connection shunted described supply of current to produce one second shunt current with the quantity that determines a plurality of switch opens
Wherein said first and second shunt current system is in order to produce described analog output signal, by the variation of described first and second shunt current size decision described analog output signal that produces.
2. digital-analogue converting device as claimed in claim 1 is characterized in that, described first group of control output signal packet contains a plurality of first control signals; Described second group of control output signal packet contains a plurality of second control signals; Described a plurality of first switch module has a plurality of first control ends respectively, described a plurality of first control signals of the corresponding respectively reception of described a plurality of first control ends; Described a plurality of second switch module has a plurality of second control ends respectively, and described a plurality of second control signals of the corresponding respectively reception of described a plurality of second control end.
3. digital-analogue converting device as claimed in claim 2 is characterized in that, a plurality of first control signals of described digital simulation have anti-phase relation with described a plurality of second control signals respectively.
4. digital-analogue converting device as claimed in claim 2 is characterized in that, a plurality of first control signals of described digital simulation have out of phase respectively, and described a plurality of second control signal has out of phase respectively.
5. digital-analogue converting device as claimed in claim 2; It is characterized in that a switch module number system that is in opening in a plurality of first switch modules of described digital simulation is corresponding to the switch module number that is in closed condition in described a plurality of second switch modules.
6. a digital-to-analogue conversion method is characterized in that, described method comprises:
One supply of current is provided;
One first group of control output signal and one second group of control output signal are provided;
Shunt described supply of current to produce one first shunt current and one second shunt current according to described first group of control output signal and described second group of control output signal; And
Produce an analog output signal according to described first shunt current and described second shunt current, the variation of wherein said analog output signal produces by described first and second shunt current size.
7. digital-to-analogue conversion method as claimed in claim 6; It is characterized in that; Described first group of control output signal and described second group of control output signal include a plurality of first control signals and a plurality of second control signal respectively, and described a plurality of first control signals are respectively corresponding described a plurality of second control signals and are the anti-phase relation.
8. digital-to-analogue conversion method as claimed in claim 6; It is characterized in that; First group of control output signal of described digital simulation and described second group of control output signal include a plurality of first control signals and a plurality of second control signal respectively; Described a plurality of first control signal has out of phase respectively, and described a plurality of second control signal has out of phase respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010277925.2A CN102386927B (en) | 2010-09-03 | 2010-09-03 | Digital/analog converting device and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010277925.2A CN102386927B (en) | 2010-09-03 | 2010-09-03 | Digital/analog converting device and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102386927A true CN102386927A (en) | 2012-03-21 |
| CN102386927B CN102386927B (en) | 2014-07-02 |
Family
ID=45825948
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010277925.2A Active CN102386927B (en) | 2010-09-03 | 2010-09-03 | Digital/analog converting device and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102386927B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108983866A (en) * | 2017-06-01 | 2018-12-11 | 新唐科技股份有限公司 | The electronic circuit and method of current lens array |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6072413A (en) * | 1996-11-28 | 2000-06-06 | Nec Corporation | Current output type digital-to-analog converter capable of suppressing output current fluctuation using a current mirror |
| CN101203060A (en) * | 2006-12-11 | 2008-06-18 | 扬智科技股份有限公司 | Voice frequency apparatus for adjusting power consumption |
| CN101800531A (en) * | 2010-03-09 | 2010-08-11 | 清华大学 | Switching device and current mode digital-to-analog converter with same |
-
2010
- 2010-09-03 CN CN201010277925.2A patent/CN102386927B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6072413A (en) * | 1996-11-28 | 2000-06-06 | Nec Corporation | Current output type digital-to-analog converter capable of suppressing output current fluctuation using a current mirror |
| CN101203060A (en) * | 2006-12-11 | 2008-06-18 | 扬智科技股份有限公司 | Voice frequency apparatus for adjusting power consumption |
| CN101800531A (en) * | 2010-03-09 | 2010-08-11 | 清华大学 | Switching device and current mode digital-to-analog converter with same |
Non-Patent Citations (1)
| Title |
|---|
| 樊兆勋: "快速数模转换器", 《电子技术》, no. 3, 31 March 1986 (1986-03-31), pages 17 - 19 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108983866A (en) * | 2017-06-01 | 2018-12-11 | 新唐科技股份有限公司 | The electronic circuit and method of current lens array |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102386927B (en) | 2014-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104617957B (en) | Asynchronous gradual approaching A/D converter | |
| Song et al. | A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O transceiver in 65 nm CMOS | |
| US8941415B2 (en) | Edge selection techniques for correcting clock duty cycle | |
| WO2010013385A1 (en) | Time measurement circuit, time measurement method, time digital converter and test device using the same | |
| CN103051295B (en) | Digital control power amplifier and digital control power amplifier unit | |
| CN101009487A (en) | Cross-clock domain asynchronous data processing, cross-clock domain method of the asynchronous data, and its device | |
| CN106961259A (en) | D type flip flop | |
| CN107210743A (en) | Serialize emitter | |
| CN102362432A (en) | Low-power dual-edge-triggered storage cell with scan test support and clock gating circuit therefor | |
| Aprile et al. | An eight-lane 7-Gb/s/pin source synchronous single-ended RX with equalization and far-end crosstalk cancellation for backplane channels | |
| CN105680818A (en) | Chip on-chip resistor self-correcting circuit and method | |
| CN106972861A (en) | A kind of analog-digital converter | |
| Wang et al. | An output bandwidth optimized 200-Gb/s PAM-4 100-Gb/s NRZ transmitter with 5-tap FFE in 28-nm CMOS | |
| CN102914738B (en) | Scan test circuit with scan clock | |
| Song et al. | An 8–16 Gb/s, 0.65–1.05 pJ/b, voltage-mode transmitter with analog impedance modulation equalization and sub-3 ns power-state transitioning | |
| CN104094524B (en) | Dutyfactor adjustment circuit | |
| Xi et al. | High bandwidth envelope tracking power supply with pulse edge independent distribution method | |
| Park et al. | A 9-Gbit/s serial transceiver for on-chip global signaling over lossy transmission lines | |
| CN109861690A (en) | Export feedback clock duty cycle adjustment device, method and system | |
| Wei et al. | A 10-Gb/s/ch, 0.6-pJ/bit/mm power scalable rapid-ON/OFF transceiver for on-chip energy proportional interconnects | |
| CN102386927A (en) | Digital/analog converting device and method | |
| Dazzi et al. | Sub-mW multi-Gbps chip-to-chip communication Links for Ultra-Low Power IoT end-nodes | |
| CN104714774A (en) | True random number generation method based on digital circuit | |
| CN102637121B (en) | Division method and devision device | |
| Xu et al. | High-resolution digital PWM optimization method for critical path delay in general FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |