CA2047486C - Semiconductor device and method for manufacturing the same - Google Patents

Semiconductor device and method for manufacturing the same Download PDF

Info

Publication number
CA2047486C
CA2047486C CA002047486A CA2047486A CA2047486C CA 2047486 C CA2047486 C CA 2047486C CA 002047486 A CA002047486 A CA 002047486A CA 2047486 A CA2047486 A CA 2047486A CA 2047486 C CA2047486 C CA 2047486C
Authority
CA
Canada
Prior art keywords
package
island portion
lead frame
semiconductor device
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002047486A
Other languages
French (fr)
Other versions
CA2047486A1 (en
Inventor
Shigeru Katayama
Kaoru Tominaga
Junichi Yoshitake
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsui Chemicals Inc
Original Assignee
Mitsui Chemicals Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP19361790A external-priority patent/JP3080236B2/en
Priority claimed from JP3142056A external-priority patent/JP2539111B2/en
Application filed by Mitsui Chemicals Inc filed Critical Mitsui Chemicals Inc
Publication of CA2047486A1 publication Critical patent/CA2047486A1/en
Application granted granted Critical
Publication of CA2047486C publication Critical patent/CA2047486C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/564Details not otherwise provided for, e.g. protection against moisture
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12033Gunn diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Geometry (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Control And Other Processes For Unpacking Of Materials (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Packaging Frangible Articles (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

This invention relates to a package construction of a semiconductor device and provides a hollow package for holding a semiconductor device in which a vapour-impermeable moistureproof plate is embedded in a bottom surface thereof or at a position inwardly of the bottom surface to provide increased moisture impermeability of the package.

Description

0 4 7 4 ~ ~ 72689-35 METHOD FO:R MANUFACTURING THE SAME
13ACKGROUN1~ OF THE INVENTION
The present invention relates to a semiconductor device ;end method for manufacturing the same. More specifically the invention relates to a semiconductor device in which the moisture impermeability of an airtight sealed semiconductor package is increased, and a method of manufacturing the same.
In semiconductor chips such as IC, LSI or VLSI, the 1~~ highly integrated circuits surface tend to be affected by the .changes i:n ambient temperature or humidity, or fine dust.
:Further, because a semiconductor chip itself tends to be broken by :mechanical vibration or shock it may be situated in a package encasing the semiconductor chip.
The package type may roughly be classed as an airtight seal type or a resin mold type. In the former, the airtight seal type, an airtight space is formed in the cental portion of a package member, and a semiconductor chip is positioned within the airtight space. Ceramics having a high moisture impermeability 20 are generally used as the material f:or such hollow packages, but synthetic resins which are low in cost and are easier to work.
In a semiconductor device using a hollow package made of synthetic resin, the semiconductor chip is secured to a bonding surface (a chip bonding surface) in a hollow portion by means of adhesives and is electrically connected to a lead frame by means of a bonding wire. Opposite ends of the lead frame connect the inner side and the outer side of a package.
The top surface of the hollow package is airtightly sealed by securing a cover member or' lid such as a transparent or opaque synthetic resin plate, a glass plate or the like thereto, by adhesives.
In a case in which a hollow package made of synthetic resin is used, there is the problem that even if the cover member is secured by means of adhesives, a small amount of moisture enters into the package as through passage of time. As a result, electrodes of the semiconductor chip or internal circuit become corroded thus degrading the operation thereof, and eventually rendering it unusable.
Even if the adhesive portion of the cover or the seal portion of the lead frame (which were thought to be entry routes of moisturey are carefully sealed, i.t was still not possible to prevent entry of moisture over a period of time.
The present inventors have carried out studies to determine the route of entry of the small amounts of moisture which enter an airtightly sealed semiconductor package. At the outset it had been assumed that a route of entry of moisture into the semiconductor package is through the adhesive portion of the cover member or the seal portion of the lead frame. Therefore, tests were carried out to determine whether such assumption was correct.
It was found that the entry of moisture through the adhesive portion of the cover member or the seal portion of the lead frame did not pose much of a problem since various countermeasures can be taken. Unexpectedly it was found that entry of moisture into the semiconductor package principally occurs by moisture passing through t:he molded body from the lowermost surface of the package, that is, the bottom surface of the hollow package.
The route of entry of moi:~ture into the semiconductor package was tested in the following manner. A package sealed by a transparent cover member is put into a commercially available pressure cooker tester (PCT) and heated and pressurized to a temperature of 121°C, a humidity of 100°s RH and a gauge pressure of 1 kg/cm2 for a definite period of: hours, following which it was removed to examine whether' condensation had formed caused by moisture having entered internally of a transparent cover member under normal temperature.
Those which showed no condensation representing those having less internal moisture were continued to be heated and pressurized for definite periods of hours until condensation appeared.
Accordingly, in the present invention, the quality of the moisture-proofness of the package was determined by the length of heating and pressurizing time until condensation appeared on the inside of the transparent cover member.
It is an object of the present invention to provide a semiconductor device of an airtight seal type having improved moisture impermeability.
SUMMARY OF THE INVENTION
A feature of the present invention is the provision of a vapour-impermeable moistureproof plate on the bottom surface of a hollow package or at a position inward of said bottom surface.
According to a first embodiment the moistureproof plate comprises an island portion connected to a lead frame through a support lead which is located on the bottom surface of the hollow package or at a position inward of said bottom surface.
The above mentioned support lead serves to accurately fix the position of the island portion. However even if the support lead is served after the molding step the moisture-proofing effect on the semiconductor device is not decreased.
In the molding process the island portion as well as the lead frame itself are positioned beforehand within a mold to provide an integrally molded hollow package by insert molding.
It is preferable that the island portion be connected to the lead frame through the support lead so that the position of the island portion within the semiconductor package can be accurately fixed at the time of molding.
Furthermore, according to the present invention, there is provided a semiconductor device in which said island portion is provided internally of (below) the bonding surface and internally of (above) the bottom surface of the hollow package. More particularly the island is closer to the bottom surface of the hollow package by at least 100~m or more from the bonding surface, and serves to impede entry of moisture into the hollow package.
Moreover, according to the present invention, after the lead frame having an island portion has been fixed in a predetermined position within a mold, synthetic resin is applied by injection mo7_ding or transfer molding, whereby the island portion, the lead portion and the plastic are united into an integral package.
According to a second embodiment the vapour-impermeable moistureproof plate comprises a moistureproof plate formed from a vapour-impermeable ;plate-like member embedded on the bottom surface of an airtight sealed hollow package or at a position inwardly of the bottom surface.
In this embodiment, since the moistureproof plate is an element separate f:rorn the lead frame, the material, size, etc. of the moisturep:roof plate can be selected without regard to the material or size of the lead frame.
In accordance with the present invention there is provided a semiconductor device having a semiconductor chip mounted on an inner surface of a hollow package molded in situ so as to be airtightly scalded, and formed an island portion 2() comprises a vapor-impermeable moistureproof plate and being provided in an area wh~_ch is the same size as a bottom surface of the semiconductor chip at a position lower than a bonding surface, characterized in that said island portion is connected on both side of a lead frame by a support lead, and sealed in the hollow package by a process selected from the group injection melding and transfer molding, wherein said island portion is provided close to the bottom surface of the hollow package by at least 10() ~m or more from the bonding surface for securing the semiconductor chip.
Ir.. accordance with the present invention there is provided a method of m<~nufacturing a semiconductor device comprising the steps of: locating and setting a lead frame and an island portion connected therewith at a predetermined position within a mold; and thereafter applying a synthetic resin by a process selected from the group injection-molding and transfer-molding, thereby the lead frame, the island portion and <~ follow package are integrated.
BRIEF DESCRIPTION OF THE; DRAWINGS
Fi~~s. 1 to 3 show a first embodiment of the present invention.
Fi~~. 1 is a side sectional view showing an example of a hollow pacaage according to the present invention integrated by insert mo:Lding.
Fig. 2 is a side sectional view showing an example of an airtight sealed semiconductor device according to the invention.
Fi~~. 3 is a side sectional view showing a further example of a:n airtight sealed semiconductor device according to the invention.
Fig. 4 is a top view showing an example of the shapes 2C of a lead frame and an island before insert molding in the first embodiment.
Fi~~. 5 is a graph showing the result of a pressure cooker test of the first: embodiment illustrating the effect of differences in positior. in which the island is formed.
2c; Figs. 6 and 7 show a second embodiment of the present invention.
2 0 4 l 4 8 ~ 72689-35 Fig. 6 is a side sectional view showing an example of a hollow package of the present invention integrated by insert molding, .and Fig 7 is a side sectional view showing an example of an .airtight sealed semiconductor device according to the invention.
DETAILED :DESCRIPTION OF THE INVENTION
A semiconductor device according to this invention, which comprises a semiconductor chip with a hollow package, a lid (cover member) and a moistureproof plate, to provide improved 1~0 moisture impermeability of the airtightly sealed semiconductor package.
The hollow package 1 referred to above is composed of synthetic resin, preferably thermosetting resins such as epoxy resin, polyamide resin (for example polyaminomaleimide, polypyromeritimide), phenol resin, unsaturated polyester resin, silicon resin, etc., or heat resistant thermoplastic resins such as liquid-crystal polymer, polyphenylsulfide resin, polysulfone resin, etc.
Among the above mentioned synthetic resins, epoxy resins 20 such as bisphenol-A type, orthocresol novolak type, glycidyl amine type, etc., are preferred in view of their moldability and moisture-proofness and their ability to form a hollow package by injection or transfer molding, in accordance with this invention.
The moistureproof plate 11, may comprise a vapour-impermeable plate-like member, particularly, those in which material such as metal such as iron, copper, nickel, aluminum, 2 0 4 l 4 ~ f) 72689-35 alloys and their oxide, ceramic, glass, etc., are formed into a plate-like member. In a case i.n which metal such as aluminum, copper and iron, alloys or their oxide which have a heat transfer rate in excess of 0.01 cal/cm sec.oC, are used, not only is moisture impermeability improved but there is also an increased radiation outside the package of heat generated by the semiconductor chip 7, thus assisting the operating stability of the semiconductor element.
In a case in which the moistureproof plate consists of a part of t;he lead frame, the lead frame is desirably formed of a material selected from the group copper, iron, aluminum or a group comprising an alloy thereof, or preferably 42 alloy or a copper alloy.
The lead frame 2 is, wholly or partly as may be necessary, surface treated for example, by plating with a material such as gold, silver, nickel, solder, etc. A further example of a suitable surface treating material is nickel plating containing no lustering agent. More specifically, saccharin or the like may be added to month the plated surface.
( Embodime:nt 1 ) In Fig. 1 which shows a side sectional view of an example of a package for a semiconductor device in which an island portion 3 is formed internally of a bottom surface, the reference numeral 1 designates a hollow package made of synthetic resin, and 2, a lead frame.
2 0 4 l 4 8 ~ 72689-35 The island portion 3 is connected to the lead frame 2 through a support lead 3 and is situated in a lower position than the remainder of the lead frame.
The reference numeral 4 designates a bonding surface on which a semiconductor chip 7 is secured by means of adhesives, and numeral 5 designates a cover adhesive portion for sealing a space in the package.
The hollow package 1 is molded of resins as aforementioned such as epoxy resin, polyamide resin.
in The lead frame 2 (including the island portion 3) is formed of a material as aforementioned, preferably 42 alloy or a copper alloy.
Other plate-like material such as a copper plate may be joined to the island portion 3 for improving heat radiation properties. In this manner, the plate-like member such as the copper pl,~te which is joined to the island portion 3 provides not only improved moisture impermeability of the semiconductor device but also ;produces efficient radiation outside the package of heat generated in the semiconductor chip 7 to maintain the stability of 2i) operation of the semiconductor chip 7.
The plate-like member may be of the same size as the island portion 3, or may be of an area larger than the former.
In the present embodiment, the island portion 3 is connected to the lead frame 2 through the support lead 3' as shown in Fig. 4.
2 0 4 7 4 ~ ~ 72689-35 The island portion 3 is integrally formed in the same plane as the lead frame 2 at the time of fabrication as part of the lead frame 2. Thereafter the portion 3 is depressed out of the plane of the lead frame 2 by suitable post-working.
By this means the island portion 3 and the lead frame 2 are formed of the same material. However, in order to improve anticorrosion and radiation properties, the island portion 3 may be partly plated, or another material such as a copper plate may be joined to the island portion 3, as mentioned above.
As described above, the island portion 3 is preferably formed inwardly (in the figure below the bonding surface 4) from the bonding surface 4 and inwardly (in the figure, above the bottom surface 14 of the package) from the bottom surface 14 of the hollow package 1, particularly, closer to the bottom surface 14 by at least 100 um or more from the bonding surface.
The registration of the upper surface of the island portion 3 with the bonding surface is not preferred since this lowers moisture impermeability.
The position of the island portion 3 is suitably adjusted .at the time the lead frame 2 is pressed, for example.
The thickness of the island portion 3 is normally 50 to 1000 um, ;preferably, 100 to 500 um, and is substantially the same size as tine bottom surface of the semiconductor chip 7. A larger sized island provides advantages in accordance with the invention.

2 0 4 7 4 g 6 72689-35 The lid adhesive portion 5 is preferably provided with a shoulder as shown in order to obtain better sealing effect.
The semiconductor chip 7 is secured to the bonding surface 4 of the hollow package 1, the chip and the lead frame 2 are conne~~ted by a bonding wire 6, and thereafter the cover member 8 or lid is adhered to the cover adhesive portion 5 of the package 1 by adhesives such as epoxy group, imide group or acrylic group, to provide an airtight seal.
The bonding wire 6 normally comprises gold or aluminum 1~) wire. The cover member 8 or lid may comprise a transparent cover member 8 such as a glass plate, a sapphire plate, a transparent alumina plate, a transparent plastic plate, etc., or translucent or opaque cover members 8 such as a coloured glass plate, a ceramics ;plate, a coloured plastic plate, etc.
While Fig. 2 shows an example in which the position of the lower surface of the island. portion 3 is at the bottom surface of the hollow package, the island portion 3 may be situated more inwardly ~~f the bottom surface of the hollow package.
A semiconductor device according to this embodiment is 2~) manufactured in accordance with the following procedure.
The lead frame 2 having the island portion 3 depressed a predetermined distance from other portions is initially set in a predetermined position within the mold, and subsequently, epoxy resin such as bisphenol A type, orthocresol novolak type, glycidyl amine type, etc., is applied by injection or transfer molding.

2 ~ 4 7 4 8 6 72689-35 According to this method, the position of the island portion 3 of the lead frame 2 sealed into the hollow package 1 is fixed by depressing it using a suitable pressing means, for example a press machine, so that its position is accurately predetermined in advance. By this means the process involves a single insertion step at the time of molding thus avoiding difficulties of positioning.
The conditions of insert molding differ with use or different kinds of resins. Where use is made of epoxy resin, pressing and heating are carried out under the general conditions of 10 to 800 kg/cm2 of pressure, 150 to 200 °C of temperature, 1 to 5 minutes of time, and post-curing is provided as needed. The lead frame 2 having the depressed island portion 3 is subjected to insert molding whereby the island portion 3 with excellent moisture impermeability is secured with high precision to the bottom surface of the hollow package 1 or to an inner portion therefrom. Accordingly the operating steps are simplified, and in addition, positive positioning can be attained.
The present inventors have conducted experiments as 2~D described hereafter in order to measure the level of moisture impermeability of the semiconductor package according to the present embodiment. In these experiments the entry of moisture into the semiconductor package was tested in the following manner:
(Method A for evaluation) A package sealed by a transparent cover member 8 Was placed in a commercially available pressure cooker tester and 2 0 4 ~ 4 8 ~ 72689-35 heated and pressurized for two hours under the conditions of temperature (121°C), humidity (100%RH) and gauge pressure (1kg/cm2), after which it was removed. On the side of the transparent cover member the package was pressed against the hot plate and heated for 15 seconds at 80°C, and thereafter the transparent cover member was pressed against a brass block for 10 seconds at 25°C to examine if condensation caused by moisture which had entered was formed inside the transparent cover member.
Those which had no condensation indicated less entered moisture 1~D and were judged to present no practical problem. Accordingly, in the present invention, the quality of the moisture impermeability of the package is determined by the length of heating in the pressure cooker tester time until condensation appears inside the transparent cover material.
Experiment 1 A lead frame 2 (thickness:u250 m) made of 42 alloy subjected to nickel plating with a lustering agent (saccharin) combined having an island portion 3 as shown in Fig. 4 was pressmold~ed. Only the island portion 3 was depressed and set to a 20 predetermined position within the mold of a transfer molding machine.
Next, molding material of an orthocresol novolak type epoxy resin and phenol novolak curing agent was transferred into the mold 'under the conditions of 180°C temperature, 120 kg/cm2 pressure and 3 minutes time after which it was subjected to post-curing for three hours at 180°C to obtain a molded article (thickness of bottom is 1 mm) as shown in Fig. 1. Subsequently, the cover adhesive portion 5 was coated with epoxy resin to form an adhesive layer 9, to which a cover member 8 made from a transparent glass plate was adhered to seal hollow package 1 in an airtight manner. This hollow package 1 was tested in a pressure cooker tester under the above mentioned conditions. The package was removed every two hours to examine if condensation appeared on the inside of the glass cover member 8.
As the result, no condensation was observed until 12 hours but condensation was recagnized first after 14 hours. The results obtained by measuring the difference of moisture impermeability as a result of varying the distance between the package die pad surface (bonding surface 4) and the upper surface of the island portion 3 is indicated by the curve (dotted line marked by D) in Fig. 5. The thickness of the package used (from the bottom surface of the semiconductor chip 7 (bonding surface) to the bottom surface of the package) was lmm. The time until a blur occurs inside was measured by the same method.
On the other hand, in. a package fabricated in the 2~0 exactly same manner except that. an island portion is not incorporated, condensation was recognized in four hours by a similar pressure cooker test.
Experiment 2 An experiment was conducted in a manner similar to that of the aforesaid Experiment 1 except that nickelplated 42 alloy was used without combination with a lustering agent, as the lead frame 2.
726$9-35 The result obtained by measuring the difference of moisture impermeability while varying the distance (t) from the bonding surface 4 to the upper surface of the island portion, is shown by the curve (solid line marked by ~) in Fig. 5.
It has been found frc>m the aforesaid results that the preferred position for the island portion 3 is at an inner position from the bonding surface 4, and internally of the bottom surface of the hollow package 1., particularly, closer to the bottom surface by at least 100 um or more than from the bonding surface .
Experiment 3 An experiment was conducted in a manner similar to that of the aforesaid Experiment 1 except that 42 alloy without applied plating was used as the lead frame. As a result, the same result as the curve marked ~ in Fig. 5, was obtained.
(Embodiment 2) In this embodiment, a moisture-proof plate 11 separate from a lead frame 2 is embedded. inwardly from the bottom surface 2~0 14 of the hollow package 1 as shown in Fig. 6.
In Fig. 6. the reference numeral 1 designates a hollow package formed of thermosetting resins such as epoxy resin, polyimide resin: 2, a lead frame formed of 42 alloy, copper alloy, etc.: 4, ,a bonding surface for securing a semiconductor chip: and 5, a cover adhesive portion for sealing a semiconductor device, the cover adhesive portion being provided with a shoulder for ~ 4 7 4 ~ ~ 72689-35 providing better seal effect similarly to the aforementioned Embodiment 1. The reference numeral 11 designates a moisture proof plate which is composed of material selected from the aforementioned materials.
Where alloys or their oxides which have a heat transfer rate in excess of 0.01 cal/cm. sec. °C are used, not only is the moisture impermeability improved but radiation of heat generated by the semiconductor chip 7 is promoted to provide operating stability of the semiconductor element.
The thickness of the moistureproof plate 11 is normally 50 to 1000 um, preferably, 100 to 500 pm.
The size of the moistureproof plate 11 which is positioned between the bottom :surface of the semiconductor chip 7 and the bottom surface of the hollow package, is preferably, as shown in Fig. 6, substantially the same as the bottom surface (lowermost surface) of the hollow package 1.
Preferably, the moist:ureproof plate 11 is embedded at the bottom surface 14 of the hallow package 1 or inwardly thereof as shown in Fig. 6. Where it i.s desired to enhance its function as a radiation plate the moistureproof plate 11 may be situated closer to the semiconductor chip 7 (for example, by adjusting the length of a lead member 10).
Furthermore, as shown in Fig. 7 there may be provided a lead member 10 positioned directly below the bonding surface 4 and connected to the moistureproof plate 11. The lead member 10 is preferably formed of a material having a heat transfer rate in excess of 0.01 cal/cm sec °C. With the provision of the lead member 10, heat generated by the semiconductor chip 7 is transmitted to the moistureproof plate 11 to enhance the radiation effect.
In the manufacture of: the device lead frame 2 made of 42 alloy and a moistureproof plate 11 made of copper alloy having a thickness of 250 um and a heat transfer rate of 0.53 cal/cm. sec.
°C, were inserted in predetermined positions within a mold of a 1D transfer molding machine. Next;, a molding material consisting of a novolak type epoxy resin together with curing agent was insert-molded at a temperature of 180oC, a pressure of 80 kg/cm2 and a time of 2 seconds. Following which the molded material was subjected to post-curing for 3 hours at a temperature of 180°C to obtain a hollow package 1 as shown in Fig. 6. A cover member 8 made from a transparent glass plate was then adhered to the cover adhesive portion 5 of the hollow package 1 by an epoxy resin (adhesive layer 9).
The aforementioned insert molding conditions will differ 20 with the type of resin used. However, with use of epoxy resin, the preferred heat and pressure conditions comprise a pressure of to 500kg/cm2 temperature of 150 to 200 oC, and time of 1 to 5 minutes.
The moistureproof plate 11 is subjected to insert molding simultaneously with the lead frame 2 to thereby fix the moistureproof plate il at the bottom surface of the hollow package 1 or inwardly therefrom, with high precision. Not only does this simplify this assembly step but: it also accurately fixes the position of the moistureproof x>late 11 as compared with methods by which the moistureproof plate is adhered.
The airtight sealed package was evaluated under the following conditions (Meth.od B for evaluation). The package was subjected to a pressure cooker tester, to a temperature of 121°C, humidity of 100%RH and gauge pressure of 1kg/cm2. It was removed every 5 hours and was left. under room temperatures for an hour to examine if condensation is observed internally of the glass cover at room temperature. In evaluation Method B this package was not cooled by use of temperatures other than room temperatures as it was at this stage, in evaluation Method A.
As the result, condensation was not observed until 45 hours but recognized first. after 50 hours. By contrast, in a package fabricated in a similar manner except that a moisture-proof plate is not incorporated, condensation was recognized in 20 hours using a similar pressure cooker test. Thus the effect of the moistureproof plate was conspicuous.
Thus, according to the present embodiment, the formation of a layer consisting of a vapour-impermeable moistureproof plate 11 on the bottom surface of the: hollow package 11 or inwardly therefrom, serves as a barrier against entry of moisture from the bottom surface of the package where a moisture permeability into the semiconductor package is normally highest. Furthermore, by insert molding of the moistureproof plate 11 along with the lead frame 2, the moistureproof plate 11 can be fixed to the inner surface or outer surface of the hollow package 1 with high precision and by simple procedure.
The semiconductor chip 7 with which the invention may be used may consist of a solid image pickup element such as Charge Coupled Device, Metal Oxide Semiconductor or Charge Priming Device. The chip is sealed by the above described hollow package and the lid (cover member 8) i:c composed of a transparent glass.
When the invention is used with a solid image pickup device, the device features airtightness, vaportightness and high reliability.

Claims (4)

1. A semiconductor device having a semiconductor chip mounted on an inner surface of a hollow package molded in situ so as to be airtightly scalded, and formed an island portion comprises a vapor-impermeable moistureproof plate and being provided in an area which is the same size as a bottom surface of the semiconductor chip at a position lower than a bonding surface, characterized in that said island portion is connected on both side of a lead frame by a support lead, and sealed in the hollow package by a process selected from the group injection molding and transfer molding, wherein said island portion is provided close to the bottom surface of the hollow package by at least 100 µm or more from the bonding surface for securing the semiconductor chip.
2. A semiconductor device according to claim 1 wherein said island portion is provided close to the bottom surface of the hollow package by at least 100 µm or more from the bonding surface for securing the semiconductor chip.
3. A semiconductor device according to claim 1, wherein said moistureproof plate is formed of material selected from a group comprising aluminum, copper, iron oxide thereof or alloys whose heat transfer rate is in excess of 0.01 cal/cm.sec.ÀC.
4. A method of manufacturing a semiconductor device comprising the steps of:
locating and setting a lead frame and an island portion connected therewith at a predetermined position within a mold; and thereafter applying a synthetic resin by a process selected from the group injection-molding and transfer-molding, thereby the lead frame, the island portion and a follow package are integrated.
CA002047486A 1990-07-21 1991-07-19 Semiconductor device and method for manufacturing the same Expired - Fee Related CA2047486C (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2-193617 1990-07-21
JP19361790A JP3080236B2 (en) 1990-07-21 1990-07-21 Semiconductor device with improved moisture resistance and heat dissipation and method of manufacturing the same
JP2710691 1991-02-21
JP3-27106 1991-02-21
JP3142056A JP2539111B2 (en) 1991-02-21 1991-06-13 Semiconductor device with improved moisture resistance and method of manufacturing the same
JP3-142056 1991-06-13

Publications (2)

Publication Number Publication Date
CA2047486A1 CA2047486A1 (en) 1992-01-22
CA2047486C true CA2047486C (en) 2002-03-05

Family

ID=27285663

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002047486A Expired - Fee Related CA2047486C (en) 1990-07-21 1991-07-19 Semiconductor device and method for manufacturing the same

Country Status (6)

Country Link
US (2) US5343076A (en)
EP (1) EP0468379B1 (en)
KR (1) KR100250969B1 (en)
AT (1) ATE186795T1 (en)
CA (1) CA2047486C (en)
DE (1) DE69131784T2 (en)

Families Citing this family (189)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW332348B (en) * 1992-06-23 1998-05-21 Sony Co Ltd Manufacturing method for solid state motion picture device provides a highly accurate and low cost solid state motion picture device by use of empty package made of resin.
TW238419B (en) * 1992-08-21 1995-01-11 Olin Corp
JP3192507B2 (en) * 1992-12-18 2001-07-30 三菱電機株式会社 Method for manufacturing resin-sealed hollow semiconductor device
JPH0737706A (en) * 1993-07-19 1995-02-07 Murata Mfg Co Ltd Semiconductor ceramic element
US5477009A (en) * 1994-03-21 1995-12-19 Motorola, Inc. Resealable multichip module and method therefore
JP3233535B2 (en) * 1994-08-15 2001-11-26 株式会社東芝 Semiconductor device and manufacturing method thereof
KR0148733B1 (en) * 1995-04-27 1998-08-01 문정환 A package for solid state imaging device and fabrication method thereof
JP3435925B2 (en) 1995-08-25 2003-08-11 ソニー株式会社 Semiconductor device
JPH0964240A (en) * 1995-08-25 1997-03-07 Toshiba Corp Semiconductor device and manufacture thereof
JP3292798B2 (en) * 1995-10-04 2002-06-17 三菱電機株式会社 Semiconductor device
JPH09307051A (en) * 1996-05-15 1997-11-28 Toshiba Corp Semiconductor device sealed by resin and method of manufacturing it
US6159764A (en) * 1997-07-02 2000-12-12 Micron Technology, Inc. Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages
US6531334B2 (en) * 1997-07-10 2003-03-11 Sony Corporation Method for fabricating hollow package with a solid-state image device
JPH1174403A (en) * 1997-08-28 1999-03-16 Mitsubishi Electric Corp Semiconductor device
KR100246366B1 (en) * 1997-12-04 2000-03-15 김영환 Area array type semiconductor package and fabrication method of the same
US8330270B1 (en) 1998-06-10 2012-12-11 Utac Hong Kong Limited Integrated circuit package having a plurality of spaced apart pad portions
US6229200B1 (en) 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US7270867B1 (en) 1998-06-10 2007-09-18 Asat Ltd. Leadless plastic chip carrier
US7030474B1 (en) 1998-06-24 2006-04-18 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US7112474B1 (en) 1998-06-24 2006-09-26 Amkor Technology, Inc. Method of making an integrated circuit package
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6893900B1 (en) 1998-06-24 2005-05-17 Amkor Technology, Inc. Method of making an integrated circuit package
US7005326B1 (en) 1998-06-24 2006-02-28 Amkor Technology, Inc. Method of making an integrated circuit package
US7332375B1 (en) 1998-06-24 2008-02-19 Amkor Technology, Inc. Method of making an integrated circuit package
US7071541B1 (en) 1998-06-24 2006-07-04 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6281568B1 (en) 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
US6753922B1 (en) 1998-10-13 2004-06-22 Intel Corporation Image sensor mounted by mass reflow
US6448633B1 (en) 1998-11-20 2002-09-10 Amkor Technology, Inc. Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant
GB2359927B (en) * 1998-12-21 2003-11-26 Intel Corp Windowed non-ceramic package having embedded frame
US6258630B1 (en) * 1999-02-04 2001-07-10 Nec Corporation Resin-sealed semiconductor device having island for mounting semiconductor element coupled to heat spreader
US6214152B1 (en) * 1999-03-22 2001-04-10 Rjr Polymers, Inc. Lead frame moisture barrier for molded plastic electronic packages
US6448629B2 (en) * 1999-07-29 2002-09-10 International Business Machines Corporation Semiconductor device and method of making same
KR100403142B1 (en) * 1999-10-15 2003-10-30 앰코 테크놀로지 코리아 주식회사 semiconductor package
KR100379089B1 (en) 1999-10-15 2003-04-08 앰코 테크놀로지 코리아 주식회사 leadframe and semiconductor package using it
KR20010037247A (en) 1999-10-15 2001-05-07 마이클 디. 오브라이언 Semiconductor package
KR100526844B1 (en) * 1999-10-15 2005-11-08 앰코 테크놀로지 코리아 주식회사 semiconductor package and its manufacturing method
JP2001196488A (en) * 1999-10-26 2001-07-19 Nec Corp Electronic component device and manufacturing method thereof
JP3430204B2 (en) * 1999-10-27 2003-07-28 エヌ・アール・エス・テクノロジー株式会社 Hollow mold package equipment
US6580159B1 (en) 1999-11-05 2003-06-17 Amkor Technology, Inc. Integrated circuit device packages and substrates for making the packages
US20070176287A1 (en) * 1999-11-05 2007-08-02 Crowley Sean T Thin integrated circuit device packages for improved radio frequency performance
US6847103B1 (en) 1999-11-09 2005-01-25 Amkor Technology, Inc. Semiconductor package with exposed die pad and body-locking leadframe
US6476478B1 (en) 1999-11-12 2002-11-05 Amkor Technology, Inc. Cavity semiconductor package with exposed leads and die pad
US6329220B1 (en) * 1999-11-23 2001-12-11 Micron Technology, Inc. Packages for semiconductor die
KR100421774B1 (en) 1999-12-16 2004-03-10 앰코 테크놀로지 코리아 주식회사 semiconductor package and its manufacturing method
US6639308B1 (en) * 1999-12-16 2003-10-28 Amkor Technology, Inc. Near chip size semiconductor package
JP3406270B2 (en) * 2000-02-17 2003-05-12 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
US6384472B1 (en) * 2000-03-24 2002-05-07 Siliconware Precision Industries Co., Ltd Leadless image sensor package structure and method for making the same
KR100559664B1 (en) 2000-03-25 2006-03-10 앰코 테크놀로지 코리아 주식회사 Semiconductor package
KR100583494B1 (en) * 2000-03-25 2006-05-24 앰코 테크놀로지 코리아 주식회사 Semiconductor package
US6525405B1 (en) * 2000-03-30 2003-02-25 Alphatec Holding Company Limited Leadless semiconductor product packaging apparatus having a window lid and method for packaging
US7042068B2 (en) 2000-04-27 2006-05-09 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
US6643919B1 (en) * 2000-05-19 2003-11-11 Siliconware Precision Industries Co., Ltd. Method of fabricating a semiconductor device package having a core-hollowed portion without causing resin flash on lead frame
US6559537B1 (en) * 2000-08-31 2003-05-06 Micron Technology, Inc. Ball grid array packages with thermally conductive containers
JP3418373B2 (en) * 2000-10-24 2003-06-23 エヌ・アール・エス・テクノロジー株式会社 Surface acoustic wave device and method of manufacturing the same
KR20020058209A (en) 2000-12-29 2002-07-12 마이클 디. 오브라이언 Semiconductor package
KR100394030B1 (en) * 2001-01-15 2003-08-06 앰코 테크놀로지 코리아 주식회사 stack-type semiconductor package
KR100731007B1 (en) * 2001-01-15 2007-06-22 앰코 테크놀로지 코리아 주식회사 stack-type semiconductor package
US6605865B2 (en) 2001-03-19 2003-08-12 Amkor Technology, Inc. Semiconductor package with optimized leadframe bonding strength
US6967395B1 (en) 2001-03-20 2005-11-22 Amkor Technology, Inc. Mounting for a package containing a chip
US6545345B1 (en) 2001-03-20 2003-04-08 Amkor Technology, Inc. Mounting for a package containing a chip
EP1246235A1 (en) * 2001-03-26 2002-10-02 European Semiconductor Assembly (Eurasem) B.V. Method for encapsulating a chip having a sensitive surface
KR100393448B1 (en) 2001-03-27 2003-08-02 앰코 테크놀로지 코리아 주식회사 Semiconductor package and method for manufacturing the same
KR100369393B1 (en) 2001-03-27 2003-02-05 앰코 테크놀로지 코리아 주식회사 Lead frame and semiconductor package using it and its manufacturing method
US7045883B1 (en) 2001-04-04 2006-05-16 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7064009B1 (en) 2001-04-04 2006-06-20 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US6756658B1 (en) 2001-04-06 2004-06-29 Amkor Technology, Inc. Making two lead surface mounting high power microleadframe semiconductor packages
US6900527B1 (en) 2001-09-19 2005-05-31 Amkor Technology, Inc. Lead-frame method and assembly for interconnecting circuits within a circuit module
US7485952B1 (en) 2001-09-19 2009-02-03 Amkor Technology, Inc. Drop resistant bumpers for fully molded memory cards
US6611047B2 (en) 2001-10-12 2003-08-26 Amkor Technology, Inc. Semiconductor package with singulation crease
US6703700B2 (en) * 2001-10-12 2004-03-09 Cheng-Ho Hsu Semiconductor packaging structure
US6633005B2 (en) 2001-10-22 2003-10-14 Micro Mobio Corporation Multilayer RF amplifier module
US6630726B1 (en) 2001-11-07 2003-10-07 Amkor Technology, Inc. Power semiconductor package with strap
US6798046B1 (en) 2002-01-22 2004-09-28 Amkor Technology, Inc. Semiconductor package including ring structure connected to leads with vertically downset inner ends
US6885086B1 (en) 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US6608366B1 (en) 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
US6627977B1 (en) 2002-05-09 2003-09-30 Amkor Technology, Inc. Semiconductor package including isolated ring structure
US6906403B2 (en) * 2002-06-04 2005-06-14 Micron Technology, Inc. Sealed electronic device packages with transparent coverings
US6841414B1 (en) 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US6867071B1 (en) 2002-07-12 2005-03-15 Amkor Technology, Inc. Leadframe including corner leads and semiconductor package using same
US7732914B1 (en) 2002-09-03 2010-06-08 Mclellan Neil Cavity-type integrated circuit package
US6818973B1 (en) * 2002-09-09 2004-11-16 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process
US6919620B1 (en) 2002-09-17 2005-07-19 Amkor Technology, Inc. Compact flash memory card with clamshell leadframe
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
US7361533B1 (en) 2002-11-08 2008-04-22 Amkor Technology, Inc. Stacked embedded leadframe
US7190062B1 (en) 2004-06-15 2007-03-13 Amkor Technology, Inc. Embedded leadframe semiconductor package
ITMI20022467A1 (en) * 2002-11-20 2004-05-21 St Microelectronics Srl PROCESS FOR REALIZING A BYTE SELECTION TRANSISTOR FOR
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
SG157957A1 (en) * 2003-01-29 2010-01-29 Interplex Qlp Inc Package for integrated circuit die
US6847099B1 (en) 2003-02-05 2005-01-25 Amkor Technology Inc. Offset etched corner leads for semiconductor package
US6750545B1 (en) 2003-02-28 2004-06-15 Amkor Technology, Inc. Semiconductor package capable of die stacking
US6927483B1 (en) 2003-03-07 2005-08-09 Amkor Technology, Inc. Semiconductor package exhibiting efficient lead placement
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US7001799B1 (en) 2003-03-13 2006-02-21 Amkor Technology, Inc. Method of making a leadframe for semiconductor devices
US6879034B1 (en) 2003-05-01 2005-04-12 Amkor Technology, Inc. Semiconductor package including low temperature co-fired ceramic substrate
US7095103B1 (en) 2003-05-01 2006-08-22 Amkor Technology, Inc. Leadframe based memory card
US7008825B1 (en) 2003-05-27 2006-03-07 Amkor Technology, Inc. Leadframe strip having enhanced testability
US6897550B1 (en) 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US7033517B1 (en) 2003-09-15 2006-04-25 Asat Ltd. Method of fabricating a leadless plastic chip carrier
US7245007B1 (en) 2003-09-18 2007-07-17 Amkor Technology, Inc. Exposed lead interposer leadframe package
US6921967B2 (en) * 2003-09-24 2005-07-26 Amkor Technology, Inc. Reinforced die pad support structure
US7138707B1 (en) 2003-10-21 2006-11-21 Amkor Technology, Inc. Semiconductor package including leads and conductive posts for providing increased functionality
US7144517B1 (en) 2003-11-07 2006-12-05 Amkor Technology, Inc. Manufacturing method for leadframe and for semiconductor package using the leadframe
US7211879B1 (en) 2003-11-12 2007-05-01 Amkor Technology, Inc. Semiconductor package with chamfered corners and method of manufacturing the same
US7057268B1 (en) 2004-01-27 2006-06-06 Amkor Technology, Inc. Cavity case with clip/plug for use on multi-media card
US7091594B1 (en) 2004-01-28 2006-08-15 Amkor Technology, Inc. Leadframe type semiconductor package having reduced inductance and its manufacturing method
US20080003722A1 (en) * 2004-04-15 2008-01-03 Chun David D Transfer mold solution for molded multi-media card
US7411289B1 (en) 2004-06-14 2008-08-12 Asat Ltd. Integrated circuit package with partially exposed contact pads and process for fabricating the same
US7091581B1 (en) 2004-06-14 2006-08-15 Asat Limited Integrated circuit package and process for fabricating the same
US7202554B1 (en) 2004-08-19 2007-04-10 Amkor Technology, Inc. Semiconductor package and its manufacturing method
US7595225B1 (en) 2004-10-05 2009-09-29 Chun Ho Fan Leadless plastic chip carrier with contact standoff
US7217991B1 (en) 2004-10-22 2007-05-15 Amkor Technology, Inc. Fan-in leadframe semiconductor package
US20060131709A1 (en) * 2004-12-21 2006-06-22 Caron Michael R Semiconductor die positioning system and a method of bonding a semiconductor die to a substrate
US7358119B2 (en) * 2005-01-12 2008-04-15 Asat Ltd. Thin array plastic package without die attach pad and process for fabricating the same
US7348663B1 (en) 2005-07-15 2008-03-25 Asat Ltd. Integrated circuit package and method for fabricating same
CN100517738C (en) * 2005-07-15 2009-07-22 鸿富锦精密工业(深圳)有限公司 Image sensed-measuring chip packing structure
US7410830B1 (en) 2005-09-26 2008-08-12 Asat Ltd Leadless plastic chip carrier and method of fabricating same
US7507603B1 (en) 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
US7282786B2 (en) * 2006-01-17 2007-10-16 Advanced Semiconductor Engineering Inc. Semiconductor package and process for making the same
US8629537B2 (en) * 2006-01-23 2014-01-14 Stats Chippac Ltd. Padless die support integrated circuit package system
US7449369B2 (en) * 2006-01-23 2008-11-11 Stats Chippac Ltd. Integrated circuit package system with multiple molding
JP4755206B2 (en) * 2006-02-03 2011-08-24 三井化学株式会社 Resin hollow package for digital single-lens reflex camera, manufacturing method thereof, semiconductor device using the same, and digital single-lens reflex camera
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
WO2007142018A1 (en) 2006-06-02 2007-12-13 Hitachi Chemical Co., Ltd. Package for mounting optical semiconductor element and optical semiconductor device employing the same
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
CN101589454B (en) * 2006-12-12 2012-05-16 怡得乐Qlp公司 Plastic electronic component package
US9082607B1 (en) * 2006-12-14 2015-07-14 Utac Thai Limited Molded leadframe substrate semiconductor package
US9761435B1 (en) 2006-12-14 2017-09-12 Utac Thai Limited Flip chip cavity package
US7687893B2 (en) 2006-12-27 2010-03-30 Amkor Technology, Inc. Semiconductor package having leadframe with exposed anchor pads
US7829990B1 (en) 2007-01-18 2010-11-09 Amkor Technology, Inc. Stackable semiconductor package including laminate interposer
US7982297B1 (en) 2007-03-06 2011-07-19 Amkor Technology, Inc. Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same
US7977774B2 (en) 2007-07-10 2011-07-12 Amkor Technology, Inc. Fusion quad flat semiconductor package
US7687899B1 (en) 2007-08-07 2010-03-30 Amkor Technology, Inc. Dual laminate package structure with embedded elements
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
US8089159B1 (en) 2007-10-03 2012-01-03 Amkor Technology, Inc. Semiconductor package with increased I/O density and method of making the same
US7847386B1 (en) 2007-11-05 2010-12-07 Amkor Technology, Inc. Reduced size stacked semiconductor package and method of making the same
US7790512B1 (en) 2007-11-06 2010-09-07 Utac Thai Limited Molded leadframe substrate semiconductor package
US7956453B1 (en) 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US7723852B1 (en) 2008-01-21 2010-05-25 Amkor Technology, Inc. Stacked semiconductor package and method of making same
US8067821B1 (en) 2008-04-10 2011-11-29 Amkor Technology, Inc. Flat semiconductor package with half package molding
US7768135B1 (en) 2008-04-17 2010-08-03 Amkor Technology, Inc. Semiconductor package with fast power-up cycle and method of making same
US7808084B1 (en) 2008-05-06 2010-10-05 Amkor Technology, Inc. Semiconductor package with half-etched locking features
US8125064B1 (en) 2008-07-28 2012-02-28 Amkor Technology, Inc. Increased I/O semiconductor package and method of making same
US8184453B1 (en) 2008-07-31 2012-05-22 Amkor Technology, Inc. Increased capacity semiconductor package
US9947605B2 (en) 2008-09-04 2018-04-17 UTAC Headquarters Pte. Ltd. Flip chip cavity package
US7847392B1 (en) 2008-09-30 2010-12-07 Amkor Technology, Inc. Semiconductor device including leadframe with increased I/O
US7989933B1 (en) 2008-10-06 2011-08-02 Amkor Technology, Inc. Increased I/O leadframe and semiconductor device including same
US8008758B1 (en) 2008-10-27 2011-08-30 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe
US8089145B1 (en) 2008-11-17 2012-01-03 Amkor Technology, Inc. Semiconductor device including increased capacity leadframe
US8072050B1 (en) 2008-11-18 2011-12-06 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including passive device
US7875963B1 (en) 2008-11-21 2011-01-25 Amkor Technology, Inc. Semiconductor device including leadframe having power bars and increased I/O
US7982298B1 (en) 2008-12-03 2011-07-19 Amkor Technology, Inc. Package in package semiconductor device
US8487420B1 (en) 2008-12-08 2013-07-16 Amkor Technology, Inc. Package in package semiconductor device with film over wire
US8680656B1 (en) 2009-01-05 2014-03-25 Amkor Technology, Inc. Leadframe structure for concentrated photovoltaic receiver package
US20170117214A1 (en) 2009-01-05 2017-04-27 Amkor Technology, Inc. Semiconductor device with through-mold via
US8058715B1 (en) 2009-01-09 2011-11-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8026589B1 (en) 2009-02-23 2011-09-27 Amkor Technology, Inc. Reduced profile stackable semiconductor package
US7960818B1 (en) 2009-03-04 2011-06-14 Amkor Technology, Inc. Conformal shield on punch QFN semiconductor package
US8575742B1 (en) 2009-04-06 2013-11-05 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including power bars
JP2010267954A (en) * 2009-04-15 2010-11-25 Panasonic Corp Electronic device
CN102474982A (en) * 2009-07-06 2012-05-23 株式会社藤仓 Through-wiring board and method of manufacturing same
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8575732B2 (en) 2010-03-11 2013-11-05 Utac Thai Limited Leadframe based multi terminal IC package
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8674485B1 (en) 2010-12-08 2014-03-18 Amkor Technology, Inc. Semiconductor device including leadframe with downsets
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US8648450B1 (en) 2011-01-27 2014-02-11 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands
TWI557183B (en) 2015-12-16 2016-11-11 財團法人工業技術研究院 Siloxane resin composition, and photoelectric device employing the same
US10636735B2 (en) * 2011-10-14 2020-04-28 Cyntec Co., Ltd. Package structure and the method to fabricate thereof
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9704725B1 (en) 2012-03-06 2017-07-11 Amkor Technology, Inc. Semiconductor device with leadframe configured to facilitate reduced burr formation
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
KR101486790B1 (en) 2013-05-02 2015-01-28 앰코 테크놀로지 코리아 주식회사 Micro Lead Frame for semiconductor package
US9478473B2 (en) * 2013-05-21 2016-10-25 Globalfoundries Inc. Fabricating a microelectronics lid using sol-gel processing
US20140377915A1 (en) * 2013-06-20 2014-12-25 Infineon Technologies Ag Pre-mold for a magnet semiconductor assembly group and method of producing the same
KR101563911B1 (en) 2013-10-24 2015-10-28 앰코 테크놀로지 코리아 주식회사 Semiconductor package
MY184608A (en) * 2013-12-10 2021-04-07 Carsem M Sdn Bhd Pre-molded integrated circuit packages
US9673122B2 (en) 2014-05-02 2017-06-06 Amkor Technology, Inc. Micro lead frame structure having reinforcing portions and method
US10504736B2 (en) * 2015-09-30 2019-12-10 Texas Instruments Incorporated Plating interconnect for silicon chip
CN109427698B (en) * 2017-09-04 2023-08-29 恩智浦美国有限公司 Method for assembling QFP type semiconductor device
US11945714B2 (en) 2020-07-30 2024-04-02 Stmicroelectronics S.R.L. Electronic device and corresponding method

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3762039A (en) * 1971-09-10 1973-10-02 Mos Technology Inc Plastic encapsulation of microcircuits
US3981074A (en) * 1974-08-23 1976-09-21 Nitto Electric Industrial Co., Ltd. Method for producing plastic base caps for split cavity type package semi-conductor units
US3930114A (en) * 1975-03-17 1975-12-30 Nat Semiconductor Corp Integrated circuit package utilizing novel heat sink structure
JPS51138165A (en) * 1975-05-23 1976-11-29 Mitsubishi Electric Corp Package stracture for thermal resistance and shield
JPS529502A (en) * 1975-07-11 1977-01-25 Teijin Ltd Method of making printing plate
JPS5869174A (en) * 1981-10-21 1983-04-25 Hitachi Ltd Solid-state image pickup device
JPS58106840A (en) * 1981-12-18 1983-06-25 Hitachi Ltd Semiconductor device and manufacture thereof
JPS58148440A (en) * 1982-02-27 1983-09-03 Toshiba Chem Corp Plastic ic chip package
JPS59172253A (en) * 1983-03-18 1984-09-28 Mitsubishi Electric Corp Semiconductor device
JPS59155160A (en) * 1984-01-23 1984-09-04 Hitachi Ltd Resin seal type electronic part utilizing lead frame
JPH0812887B2 (en) * 1985-04-13 1996-02-07 富士通株式会社 High-speed integrated circuit package
JPS61252652A (en) * 1985-05-02 1986-11-10 Matsushita Electronics Corp Resin sealed type semiconductor device
JPH061797B2 (en) * 1986-02-19 1994-01-05 住友金属鉱山株式会社 Lead frame manufacturing method
JPH0746709B2 (en) * 1986-08-11 1995-05-17 イビデン株式会社 Electronic component mounting board
JPS6354756A (en) * 1986-08-25 1988-03-09 Ibiden Co Ltd Substrate for mounting electronic component
JPS63116462A (en) * 1986-11-05 1988-05-20 Tomoegawa Paper Co Ltd Sealing for solid-state image pickup device
JPS63152159A (en) * 1986-12-17 1988-06-24 Kyocera Corp Manufacture of semiconductor package
US4961106A (en) * 1987-03-27 1990-10-02 Olin Corporation Metal packages having improved thermal dissipation
JPS63250846A (en) * 1987-04-08 1988-10-18 Hitachi Ltd Lsi plastic package for surface mounting and manufacture thereof
JPS63308355A (en) * 1987-06-10 1988-12-15 Mitsubishi Electric Corp Resin sealed semiconductor device
EP0297512B1 (en) * 1987-06-30 1993-09-08 Sumitomo Electric Industries, Ltd. Member for semiconductor apparatus
JP2600689B2 (en) * 1987-07-06 1997-04-16 ソニー株式会社 Hollow package for semiconductor device
US4953002A (en) * 1988-03-31 1990-08-28 Honeywell Inc. Semiconductor device housing with magnetic field protection
IT1221258B (en) * 1988-06-22 1990-06-27 Sgs Thomson Microelectronics CAVITY PLASTIC CONTAINER FOR SEMICONDUCTOR DEVICES
US4994895A (en) * 1988-07-11 1991-02-19 Fujitsu Limited Hybrid integrated circuit package structure
JP2660295B2 (en) * 1988-08-24 1997-10-08 イビデン株式会社 Substrate for mounting electronic components
JPH02105545A (en) * 1988-10-14 1990-04-18 Nec Corp Manufacture of resin sealed semiconductor device
JPH02105542A (en) * 1988-10-14 1990-04-18 Nec Corp Manufacture of resin-sealed semiconductor device
JP2585771B2 (en) * 1988-12-16 1997-02-26 三菱電機株式会社 Method for manufacturing semiconductor device
JP2778107B2 (en) * 1989-02-14 1998-07-23 三菱電機株式会社 Integrated circuit shield structure
JPH0350758A (en) * 1989-07-18 1991-03-05 Toshiba Corp Resin seal type semiconductor device
US4975761A (en) * 1989-09-05 1990-12-04 Advanced Micro Devices, Inc. High performance plastic encapsulated package for integrated circuit die
JPH03108744A (en) * 1989-09-22 1991-05-08 Toshiba Corp Resin-sealed semiconductor device
JPH0760837B2 (en) * 1990-03-13 1995-06-28 株式会社東芝 Resin-sealed semiconductor device
JP2568752B2 (en) * 1990-11-14 1997-01-08 松下電子工業株式会社 Semiconductor device
JPH06344745A (en) * 1993-06-14 1994-12-20 Aisin Seiki Co Ltd Step-out detector of suspension control system

Also Published As

Publication number Publication date
EP0468379A2 (en) 1992-01-29
ATE186795T1 (en) 1999-12-15
EP0468379A3 (en) 1993-12-22
EP0468379B1 (en) 1999-11-17
US5343076A (en) 1994-08-30
CA2047486A1 (en) 1992-01-22
KR920003484A (en) 1992-02-29
US6048754A (en) 2000-04-11
DE69131784D1 (en) 1999-12-23
DE69131784T2 (en) 2000-05-18
KR100250969B1 (en) 2000-04-15

Similar Documents

Publication Publication Date Title
CA2047486C (en) Semiconductor device and method for manufacturing the same
US4048670A (en) Stress-free hall-cell package
US5097317A (en) Resin-sealed semiconductor device
US4866506A (en) Plastic-sealed IC device of heat-resistant construction
US7253026B2 (en) Ultra-thin semiconductor package device and method for manufacturing the same
US4957882A (en) Method for manufacturing semiconductor device
JPH09232475A (en) Semiconductor device and its manufacture
JPS6312157A (en) Heat resisting plastic semiconductor device
JPH0883861A (en) Metal foil material for coating semiconductor package and semiconductor device
JP2539111B2 (en) Semiconductor device with improved moisture resistance and method of manufacturing the same
KR20040014420A (en) Packaged electronic component and method for packaging an electronic component
JPS5994432A (en) Semiconductor detector
EP0260360A1 (en) Resin-sealed semiconductor device
JP3080236B2 (en) Semiconductor device with improved moisture resistance and heat dissipation and method of manufacturing the same
JP3918303B2 (en) Semiconductor package
EP1353377A2 (en) Semiconductor device having pad electrode connected to wire
JPH01162352A (en) Sealing for semiconductor and the like
JP2968988B2 (en) Semiconductor device having improved moisture resistance and heat dissipation simultaneously and method of manufacturing the same
KR0155441B1 (en) Semiconductor package
JP3233990B2 (en) Semiconductor device and manufacturing method thereof
JP2539111C (en)
JPH07288263A (en) Manufacture of semiconductor device and metal foil material
KR19980079223A (en) Semiconductor device and manufacturing method thereof
JPH01162354A (en) Sealing of semiconductor and the like
JPH0266963A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed